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Abstract
The size reduction of transistors has been the main reason for a successful development of
semiconductor integrated circuits over the last decades. Because of the physically limited
downscaling of transistors, alternative technologies namely the information processing and
nonvolatile resistive switches (also termed memristors) have come into focus. Memristors
reveal a fast switching speed, long retention time, and stable endurance. Nonvolatile analog
bipolar resistive switching with a considerable large On/Off ratio is reported in BiFeO3
(BFO)-based resistive switches. So far resistive switches are mainly applied in memory
applications or logic operations. Given the excellent properties of BFO based memristors,
the further exploration of functionalities for memristive devices is required.
A new approach for hardware based cryptographic system was developed within the frame-
work of this dissertation. By studying the power conversion efficiencies on BFO memristor
at various harmonics, it has been shown that two sets of clearly distinguishable power ratios
are achievable when the BFO memristor is set into high or into low resistance state. Thus,
a BFO-based binary encoding system can be established. As an example the unrecover-
able seizure information from encoded medical data suggests the proper functioning of the
proposed encryption system.
Aside from cryptographic functionality, the single pairing spike timing dependent plasticity
(STDP) in BFO-based artificial synapses is demonstrated, which can be considered as the
cornerstone for energy-efficient and fast hardware-based neuromorphic networks. In compar-
ison to the biological driven realistic way, only single one pairing of pre- and postsynaptic
spikes is applied to the BFO-based artificial synapse instead of 60-80 pairings. Thus, the
learning time constant of STDP function can be reduced from 25 ms to 125 µs.

Kurzfassung
In den letzten Jahrzehnten war die Größenreduktion von Transistoren einer der Haupt-
gründe für die Leistungssteigerung von integrierten Halbleiterschaltungen. Aufgrund des
physikalisch beschränkten Skalierungspotentials, werden alternative Technologien für Hal-
bleiterschaltungen entwickelt. Dazu zählen neuartige Widerstandsschalter, sogenannte Mem-
ristoren, welche wegen ihrer schnellen Schaltgeschwindigkeit, langen Speicherzeit und
stabilen Haltbarkeit in den Fokus der Forschung gerückt sind. Das nichtflüchtige analoge
bipolare Schalten des Widerstandwertes mit einem On/Off Verhältnis größer als 100 wurde
in BiFeO3 (BFO)-basierten Widerstands-schaltern beobachtet. Bisher wurden Widerstands-
schalter hauptsächlich als Speicher oder in rekonfigurierbaren Logikschaltungen verwendet.
Aufgrund der ausgezeichneten Eigenschaften von BFO-basierten Memristoren, ist die Unter-
suchung weiterer neuer Funktionalitäten vielversprechend.
Als neuer Ansatz für ein Hardware-basiertes Kryptosystem wird in der vorliegenden Arbeit
die Ausnutzung des Leistungsübertragungskoeffizienten in BFO Memristoren vorgeschlagen.
Mit Hilfe der unterschiedlichen Oberschwingungen, welche von einem BFO Memristor im
ON und OFF Zustand generiert werden, wurde ein Kryptosystem zum Kodieren binärer
Daten entwickelt. Ein Test des Hardware-basierten Kryptosystems an Biodaten ergab, dass
die kodierten Biodaten keine vorhersagbare Korrelation mehr enthielten.
In der vorliegenden Arbeit wurden darüberhinaus BFO-basierte künstliche Synapsen mit
einer Aktionspotentials-Intervall abhängigen Plastizität (STDP) für Einzelpulse entwickelt.
Diese Einzelpuls-STDP legt den Grundstein für energieffiziente und schnelle neuromorphe
Netzwerke mit künstlichen Synapsen. Im Vergleich zu biologischen Synapsen mit einer
60-80-Puls-STDP und einem Lernfenster auf der ms-Zeitskale, konnte das Lernfenster von
8BFO-basierten künstlichen Synapsen von 25 ms auf 125 µs reduziert werden. Solch ein
schnelles Lernen ermöglicht auch die extreme Reduzierung des Leistungsverbrauchs in
neuromorphen Netzwerken.
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Chapter 1
Introduction
The Moore’s law can be traced back to an observation made in 1965 by Gorden Moore [1]
and has been considered as a technology roadmap for semiconductors in the past decades. It
indeed correctly prophesied that the transistors count in a dense integrated circuit (IC), on
average, will double approximately every two years. The semiconductor learning curve has
been illustrated in Fig. 1.1, and the feature size scaling has enabled a very steep learning curve
for complementary metal-oxide-semiconductor (CMOS) technology. Following Moore’s
law for more than 40 years, the feature size of components has shrunk down to just a few
nanometers, and this remarkable downsizing has been predicted to reach its physical limits
within a decade [2].
One solution to continue the semiconductor learning curve beyond the end of scaling is to
diversify the chip functionalities by integration with other technologies. The functionalities
incorporated into chips do not necessarily scale according to “Moore’s Law”, and such trend
has been referred to as “More than Moore” [3]. There are already successful functional
extensions of CMOS circuits in the market, such as CMOS imager in cell phones [4, 5], mi-
croelectromechanical system (MEMS) devices [6], and digital micromirror devices (DMDs),
which have been combined on top of CMOS circuits, and used in projectors and TV sets for
3D movement controlling [7]. The “More than Moore” trend would provide us a possible
future chip, which would be based on CMOS technology, and integrate various functionalities
not just within one material system, but also coming from alternative technologies [8], e.g.Si
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Figure 1.1 Evolution of transistor count (black line) and transistor gate length (blue line) in
microprocessors over time. Both left and right axes are logarithmic scales. The black line
corresponds to exponential growth with transistor count doubling every two years. Adapted
with permission from Ref. [2].
and III-V semiconductors. The CMOS compatible technologies, which can be incorporated
directly on a chip, or stacked on top of each other (3D integration), are referred to “system
on chip” (SoC) or “system on package”. There are numerous standalone technologies, e.g.
radio frequency (RF) [9–15], optical [16–24], and sensing [25–30] technologies, that can be
used as “More than Moore” devices in hybrid systems integrated on CMOS.
Furthermore, there are intensive researches underway to find other novel replacements to
the CMOS technologies, and such alternative devices are not restricted to downscaling of
feature size and operation potential. As demonstrated in Fig. 1.2 they operate using new
information processing state variables other than charges that could be useful for more
complex operations. This alternative trend is referred to as “Beyond Moore”. The novel
devices are, for instance, nanowire field-effect transistor (FET) [31, 32], Carbon Electronics
[33–35], Molecular Electronics [36–39], and memristors. In recent years, memristors have
been intensively investigated due to their nonvolatility, high switching speed, high integrity
(high density), high reliability, nanoscale size, and low power consumption. These merits
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highlight the memristor as one of the most promising competitive candidates among all the
“Beyond Moore” devices.
Figure 1.2 ITRS taxonomy for information processing nanotechnologies from International
Technology Roadmap for Semiconductor (ITRS). Reprinted with permission from Ref. [40].
Memristor (a contraction for memory resistor), which has been represented as the 4th basic
circuit element besides resistor, inductor, and capacitor, was originally predicted by Leon
Chua in 1971 [41]. It is the missing non-linear passive two-terminal electrical device which
link the electric charge with the magnetic flux. In other words, the memristor changes
its resistance depending on the total amount of charge that flows through it. In 2008, the
experimental realization of the memristor was firstly described by a team at Hewlett-Packard
(HP) Labs based on an analysis of a nanoscale thin film of titanium dioxide (TiO2) along
with a simplified physics-based model for how the memristor operates [42]. Instead of the
theoretically suggested magnetic flux and the stored charge, HP labs have used the resistance,
which is dependent on the history of the current, to demonstrate the characteristics of the
nanoscale solid-state device. Thereafter, the memristor has been found in numerous nanoscale
thin films, i.e. HfOx [43–45], VOx [46, 47], AlOx [48], SrZrO3 [49] and La0.33Sr0.67FeO3
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[50]. Memristance arises naturally in nanoscale devices because small voltages can yield
enormous electric fields that produce the motion of charged atomic or molecular species
changing structural properties of the nanoscale device (such as its conductance) while it
operates [51]. Therefore, memristive devices are the precursors to high density cross-point
architectures for nanoscale electronics, and they are believed to be the building blocks for
the future development of artificial synapses for neuromorphic circuits. For example, very
recently it has been suggested to use an ultra-thin amorphous perovskite (a-SrTiO3) memristor
in next generation of high density memories and to reproduce the complex neuromorphic
functionalities. Due to its high performances, i.e. significantly high (103-104) switching ratios
and good endurance (>106 I-V sweep cycles) [52], a memristor device has been expected as
the candidate for the future technology, to replace the transistor and extend the benefits of
Moore’s Law scaling for decades into the future.
Over the last few decades, BiFeO3 (BFO) has been attracting considerable attention since
the observation of existence of multiferroic order [53]. The resistive switching in BFO
thin films has also been studied for the further development of multifunctional devices
combining ferroelectricity, ferromagnetism, and resistive switching. Until now the resistive
switching behavior has been reported in single crystal BFO [54], in epitaxial BFO [55, 56],
and also in polycrystalline BFO thin films [57]. It has been proved that polycrystalline BFO
thin films show a stable nonvolatile resistive switching behavior with switching ratio up
to 103. In this work, Au/BiFeO3/Pt stack has been used as a memristor. The aim of this
thesis is by studying the memristance of BFO based resistive switches, to develop the novel
applications of memristive device in cryptography as memristor based encoder/decoder, and
in neuromorphic computing as artificial synapse.
The thesis is structured as follows:
• In chapter 2, an overview concerning the recently reported applications of memristive
device is introduced, and different types of resistive switching are illustrated.
• In chapter 3, both current-voltage and memristance are characterized on BFO memris-
tor, and the definition of normalized memristance is discussed. It is the starting point
for developing the novel functionalities of BFO memristor.
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• In chapter 4, the switching dynamics on BFO memristor is reported, and the non-
linear switching kinetics, namely “voltage time dilemma”, of BFO memristor has been
investigated. The study results, i.e. fast switching speed and low switching power, has
proved the feasibility of using BFO memristor in neuromorphic computing application.
• In chapter 5, the higher harmonic measurement on BFO memristor is studied , and
has been compared to constant resistor, Si diode and ideal memristor devices. Thus
it has been discovered that the BFO memristor can generate distinguishable sets of
power ratios in LRS and HRS, and it paves the way for BFO memristor towards the
cryptographic application.
• In chapter 6, the first novel application in this work, i.e. BFO memristor based
encryption system is introduced. The feasibility of concept is proved by the test
encoding of neural data from epileptic seizures.
• In chapter 7, the second novel application in this work, i.e. novel single pairing
spike-timing dependent plasticity in BFO memristor for neuromorphic computing is
developed, and the large configurability of learning window in STDP diagrams from
25 ms to 125 µs is demonstrated.
• In chapter 8, the results of this thesis are summarized and an outlook is given.

Chapter 2
Fundamentals
2.1 Overview on memristor applications
Since Chua’s memristor has been proved by HP Laboratories in 2008, the research activities
in memristor applications covered various research areas, such as nonvolatile memory,
reconfigurable logic, and neuromorphic computing.
2.1.1 Nonvolatile memory
Resistive switching (RS) behavior has been mostly explored in MIM capacitor structures.
Depending on the applied electric stress (magnitude or polarity) the resistance of a mem-
ristive cell can be switched among multiple states. To search for an ideal memory device,
different types of resistive switches under study have been firstly applied to build resistive
random access memory (RRAM). As a memory device, memristor cell possesses distinctive
advantages:
• Nonvolatility of RS behavior,
• Diverse RS materials, large performance upgrade possibility,
• Multilevel capability for multi-state memory,
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• Construction of 3D stack structure by using memristor based crossbar architecture (Fig.
2.1A),
• Cell size, which depends on RS mechanism, can be reduced to nano- or even atom-level
without obvious performance change [58].
Additionally, in comparison to flash memory, the nonvolatility of RS memory is based on
resistance instead of charge. Hence, the reading operation detects the resistance change in
RS memory making the readout easier and simplifying the readout circuit.
Table 2.1 Comparison of different memory technologies including memristor, phase-change
memory (PCM), spin-transfer torque RAM (STTRAM), static RAM (SRAM), dynamic
RAM (DRAM), flash and hard disk drive (HDD). Data from HP public sources (Jan. 2015).
Memristor PCM STTRAM SRAM DRAM Flash (NAND) HDD
Reciprocal density (F2) <4 8-16 14-64 140 6-8 1-4 n/a
Energy per bit (pJ) 0.1-3 2-100 0.1-1 0.0005 2-4 101-104 1-10x106
Read time (ns) <10 20-70 10-30 0.1-0.3 10-50 25,000 5-8x106
Write time (ns) 20-30 50-500 13-95 0.1-0.3 10-50 100,000 5-8x106
Retention >10 years <10 years Weeks As long as <sec ∼10 years ∼10 years
voltage applied
Endurance (cycles) ∼1012 1-10x107 1015 1016 >1017 103-105 1015
3D capability Yes No No No No Yes n/a
As mentioned above, RS memory has been fabricated with a metal-isolator-metal (MIM)
capacitor structure, which is suitable for large scalable architectures. The most widely
provided method to fabricate a RS memory is to build up hybrid circuits using memristor
along with a conventional CMOS field programmable gate array (FPGA) [59–63], which
has also been considered as a leading candidate for future memory. The compatibility of
memristive cells with CMOS technologies could potentially combine all the desired properties
of “universal memory”, such as, fast access speed, low energy, low cost and high endurance of
static random access memories (high reliability) (Tab. 2.1). Furthermore, multi-state storage,
3D stack architecture, and atom-level size applications can help memristors to achieve high
memory density. Fig. 2.1B shows an example of a high-density, vertically integrated, hybrid
CMOS/memristor system. The function of 1 kB memory has been experimentally realized
by taking advantage of the rectifying IV characteristics of the switching device itself [63].
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Figure 2.1 (A) Crossbar structure in large-scale circuits with very high density. Reprinted
with permission from Ref. [60]. (B) Hybrid integrated system scheme. Inset highlights
the vertical integration combining crossbar memristor with conventional CMOS circuit.
Reprinted with permission from Ref. [63].
Research activity in RS memory has also been driven by the search for a memory device
with larger memory capacity and smaller chip size. In early 2014, SanDisk (America) and
Toshiba (Japan) have developed a 32-Gb RRAM chip in 24nm technology with cross-point
architecture, and a chip area size of 130.7 mm2 [64]. Recently, CTO Martin Fink from HP
claimed that the resistive memory array, also called “StoreServ” array, packed with 100TB
memristor drives would come into market in 2018, and a memristor wafer is able to contain
24 PB by 2020.
2.1.2 Digital data processing
Based on CMOS technology, the digital data processing devices for logic operation are
termed as programmable logic arrays [65], as well as field programmable logic arrays (FPGA)
[66], which allow the logic operation inside passive crossbar arrays using programmable
interconnects. The most prominent features of CMOS based approaches are its high density,
small size, and low power consumption. These advantages are fulfilled by memristive devices.
A single memristor device is capable of realizing the functions of several transistors in a
conservative CMOS circuit [67]. Therefore, to introduce memristor in a logic circuit will
efficiently improve the performance of conventional circuits. For example, as shown in Fig.
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2.2, by using memristive devices, Prof. Di Ventra et al. [68] has realized in 2011 all basic
logic operations (NOT, OR, AND) as well as more complex operation such as, XOR and
multiple-input OR, AND in a much simpler way compared to an alternative memristor based
approach [69]. It highlights the effective parallelization and simplification of logic circuit.
Figure 2.2 (A) Electronic circuit for Boolean logic and arithmetic operations. (B) Experi-
mental realization of the logic gate AND. Adapted with permission from Ref. [68].
In addition, logic applications of demonstrated hybrid CMOS/memristor circuits are also
being explored (Fig. 2.1). Early in 2009, Xia et al. [67] from HP Labs has designed firstly a
hybrid integrated circuit combining CMOS with TiO2 based memristors for reconfigurable
logic. The demonstrated chip provides an FPGA -like functionality realized by TiO2 based
memristor crossbars that have been integrated on top of CMOS substrate. The chip was
configured for defining data paths between logic gates and digital circuits. Furthermore,
for a long time, the data processing is separated from the memory in the PC, and the need
for high memory accessing bandwidth limits the performance improvement of computer
systems. Different from a traditional PC, the memristor based stateful logic operation uses
resistive states to represent input and output of logic operation instead of voltage or charge
[70]. Therefore, the logic function of a memristor has been used to process data on memory
without reading it out or writing it back [71]. It realizes the combination of processor and
memory, breaks the limitation of Von Neumann computer architecture, and promotes the
performance of the whole computer system.
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Figure 2.3 (A) Current-voltage characteristics of a BFTO/BFO bilayer structure. Inset
shows the schematic of bilayer structure. (B) Relationship between the resistance states and
applied writing bias polarities and reading bias. (C) Logic operation and (D) experimental
demonstration of XOR logic function with three logic cycles: including two writing cycle
C.HV1/C.HV2 and one reading cycle C.LV (positive bias initialization). Adapted with
permission from Ref. [72].
The reconfigurable logic application has also been explored in BFO based memristor with two
flexible barriers both at the top and bottom electrodes [72]. In this work, a BiFeO3:Ti/BiFeO3
(BFTO/BFO) bilayer structure has been fabricated and reveals nonvolatile symmetric bipolar
resistive switching behavior (Fig. 2.3A). By using both positive and negative reading bias
(Fig. 2.3B) as an additional logic cycle, the resistance state of symmetric bipolar resistive
switching is inverted by reversing the polarity of the reading bias under the same writing bias.
Thus all 16 Boolean logic functions have been configured with a single bilayer structure
in three logic cycles. As demonstrated in Fig. 2.3C and Fig. 2.3D both logic table and
experimental results for XOR operation for initialization T1=1 T2=0 and all four input states
of p and q are demonstrated. In the future The BFTO/BFO bilayer structures can be integrated
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into crossbar circuits to achieve different arithmetic operations from single or cascaded cells
(logic gates).
2.1.3 Neuromorphic computing
Despite much progress in semiconductor integrated circuit technology, for many compu-
tational tasks such as pattern recognition and classification, the mammalian brains bring
much more efficiency than conventional Boolean machines, which is encouraging enough to
investigate on brain-inspired computational networks. Since the discovery of spike-timing
dependent plasticity (STDP) in biological synapses [73], scientists have been captivated by
the idea of changing the synaptic weight, i.e. the strength between the pre- and postneurons,
in bioinspired electronic systems in a fashion similar to biology [74]. However, the CMOS-
oriented approach is complicated because the synaptic ‘weight’ variable has to be stored
typically either as charge in a capacitor [75] or even digitally in neuromorphic IC [76, 77].
This adds circuit complexity and increases energy consumption [74, 78, 79]. Therefore, non-
volatile analog resistive switches responding to specific input signals by suitably changing
their internal state (‘weight’) are developed for the synapse emulation over the past few years.
Different types of non-volatile memory technologies has been developed for the synapse
emulation, such as memristor, PCM, FET, ferroelectric tunneling junction (FTJs), magnetic
tunnel junction (MTJ) [80–83]. In particular, two-terminal memristive devices are the most
promising candidate among them due to their excellent scalability, fast switching activity
and low power dissipation.
In biological synapses, the synaptic plasticity characteristics have shown numerous synaptic
weight states between the high and low resistance (conductance) state [73], which requires
gradual set and reset processes from a memristive device during synaptic emulation, namely
analog switching behavior. Jo et al. [84] has built in the year 2010 for the first time memristive
cell to emulate synaptic function. As schematically shown in Fig. 2.4, the memristive cell
has been constructed with a layered structure including a co-sputtered Ag and Si active layer
with a properly designed gradient Ag/Si ratio, that leads to the formation of a Ag-rich (high
conductivity) region and a Ag-poor (low conductivity) region. This helps to eliminate the
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forming process of the cell. The position (w) of a conduction front between the Ag-rich
and Ag-poor regions can be changed by consecutive potentiating or depressing pulses. Thus
the conductance of the device can be adjusted gradually (Fig. 2.4A). More importantly,
the most essential synaptic modification rule of competitive Hebbian learning [73], spike
timing dependent plasticity (STDP), can also be achieved by this cell (Fig. 2.4B). Since
then, many other memristive structures have been built and used not only to demonstrate the
STDP behavior [85, 86], but also several other essential synaptic functions, including spike
rate dependent plasticity (SRDP), short term plasticity (STP), long term plasticity (LTP),
‘learning-experience’ behavior, etc. [87, 88].
Figure 2.4 (A) IV characteristics of Ag/Si memristive device. The inset shows the normalized
Ag front position w during positive DC sweeps. (B) STDP behaviors recorded from Ag/Si
memristive device. Inset: schematic of the two terminal memristive device and the layered
structure of the memristors. Adapted with permission from Ref. [84].
However, the extreme complexity of brain with approximately 1015 synapses and 1011 neu-
rons makes large-scale hardware implementation of artificial neuron network extremely
challenging. In order to provide comparable complexity with manageable energy consump-
tion, the crossbar circuits, based on both CMOSs and two-terminal memristors, have been
developed [89, 90]. In such circuits, memristors serve as electric synapses at each crosspoint.
With memristors as electronic synapses and silicon transistors as “neurons”, hybrid circuits
are able to realize self-organization and learning [63]. Very recently, this research has been
extended to crossbar arrays of phase-change memristive devices, which require an additional
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transistor at each crosspoint and are more difficult to scale than the metal-oxide structure
[91].
Figure 2.5 (A) IV characteristics of BFO based memristive device. Insets show photograph
and structure of the fabricated memristive material. (B) Experimental STDP plotting from
BFO based memristive device. Adapted with permission from NIPS: Ref. [92].
As shown in Fig. 2.5, the STDP function has already been realized in BFO memristor by
using conventional 60 pairing well-defined spike sequences by Mayr et al. in 2012 [92]. It
has been studied that the change in synaptic weight strongly depends on the spike timing
of pre- and postsynaptic spikes. Based on this knowledge, the STDP realization by using
the short and simplified single pairing potentiating and depressing spike sequence will be
discussed later in the thesis (chapter 7).
2.2 Classification of resistive switching (RS)
Resistive switching (RS) is a physical phenomenon where the resistance of a dielectric
material can be switched between high resistance state (HRS) and low resistance state (LRS),
depending on the amplitude or the polarity of the electric stimulus, i.e. voltage or current
pulsing. Back in the 60’s, RS has been discovered in binary oxides [93, 94], viz. in NiO thin
films [95] . However, the investigation of RS effects has then been dwarfed by the enormous
success of silicon-based electronics as mentioned in chapter 1. Recently the limitation of
chip feature size reduction brings RS material back to the focus. During the past 10 years of
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intense research, resistive switching behavior has been widely observed in MIM capacitor
like structures (Fig 2.6) with various materials, and the switching behaviors vary depending
on the material types and physical mechanism behind the resistive switching effect (Schottky
barriers, trapping of charge carriers, oxygen vacancy migration etc.).
Figure 2.6 Schematic diagram of a typical resistive switching MIM structure.
Based on the current-voltage (IV) characteristics, resistive switching phenomena can be
categorized either into unipolar and bipolar resistive switching. Concerning the geometrical
location of the switching area, resistive switching can also be classified in filamentary and
interface resistive switching. These different types of resistive switching will be introduced
and compared in the following.
2.2.1 Unipolar and bipolar resistive switching
By an appropriate electric stimulus a MIM capacitor structure can be switched between
HRS and LRS: The “SET” process is usually referred to a switching procedure from HRS to
LRS, while the “RESET” process is a switching procedure from LRS to HRS. According
to the electric stress polarities for the SET and RESET processes, the RS behaviors can be
classified with two main types: unipolar and bipolar resistive switching. In unipolar resistive
switching, the device is switched between two states by voltages with the same polarity, but
with different amplitudes. As shown in Figure 2.7A for both positive and negative voltages,
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the SET process occurs at a high voltage, and the RESET process occurs at a lower voltage.
A current compliance (CC) is usually applied in the SET process in order to avoid permanent
breakdown of the oxide layer, though no CC is needed in the RESET process. In the SET
process, the device can be switched into LRS because a conductive filament is constructed
under high voltage. At lower voltage, the filament is ruptured due to the Joule heating effect
that switches back the device to HRS [96]. Since the Joule heating effect does not depend
on the applied current polarity, unipolar RS behavior is often found in this kind of devices
[97]. Devices which reveal unipolar IV characteristics often have the same material for
both top and bottom electrodes, such as Pt/ZnO/Pt [96], Pt/NiO/Pt [97–100] and Pt/TiO2/Pt
[101, 102].
Figure 2.7 IV characteristics representing (A) unipolar and (B) bipolar resistive switching.
In bipolar resistive switching HRS takes place under negative bias, while LRS under positive
bias. In unipolar resistive switching, the RS behavior does not depend on the applied voltage
polarity.
In contrast, bipolar resistive switching depends on the polarity of the voltage. As shown
in Fig. 2.7B the polarity of applied voltage for the SET process is opposite to that of
the RESET process, and the state of the device (LRS or HRS) is not influenced by the
voltages whose polarity is identical with that of setting process (SET or RESET). Different
mechanisms have been involved in bipolar RS, which cause various switching characteristics.
For example, by changing the deposition order of the Al electrode, the setting processes with
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both counterclockwise and clockwise switching directions can be obtained in TiO2 films
[103]. CC can also be avoided in some cases, for example in CeOx [104] and BiFeO3 [57] thin
films. Devices which exhibit bipolar IV characteristics often have an asymmetric structures,
i.e. different materials for top and bottom electrodes, such as the Au/BFO/Pt memristor that
has been used in this work. This kind of devices has been intensively investigated for the
application of nonvolatile resistive memory in reconfigurable large-scale integrated circuits
[105]. For both unipolar and bipolar resistive switching, the resistance state can be retained
after a SET or RESET process, which indicates the nonvolatile nature of memristive devices.
The resistance of LRS or HRS is defined as the resistance value at a small reading voltage
(Vr) when device is in LRS or HRS, respectively. The corresponding LRS or HRS resistance
of a memristor (RLRS or RHRS) is then defined as:
RLRS =
Vr
ILRS
, (2.1)
RHRS =
Vr
IHRS
, (2.2)
where ILRS and IHRS are the resulting reading currents of a memristor at a small applied read-
ing bias Vr in LRS and HRS, respectively. In this work, the RS behavior of a Au/BiFeO3/Pt
MIM structure has been investigated and its nonvolatile bipolar resistive switching behavior
is characterized.
2.2.2 Filament and interface resistive switching
Considering the conduction mode in LRS, RS may also be categorized into filament type and
interface type. In the filament type RS, the device switches from HRS to LRS by building up
conductive filaments. As shown in Fig. 2.8A and Fig. 2.8B, the filaments, which are acting
as “bridges”, extend from one electrode to the other one for charge transport throughout
the insulating matrix. Thus the current in LRS flows through the confined local path in the
MIM structure. By rupturing these filaments due to a certain voltage pulse the device can
be switched back to HRS and current in HRS flows through the oxide layer homogeneously.
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Therefore, the most distinct feature of filament type RS is that the resistance in LRS is
independent of electrode area size while HRS resistance increases with decreasing cell size
[106]. Both bipolar and unipolar switching can be observed from the filament type resistive
switching, and different mechanisms, such as metal cation migration and anion migration,
are responsible for the filament formation.
Filament type resistive switching
Figure 2.8 Schematics of filamentary conduction in (A) top-bottom and (B) co-planar MIM
structures. Filaments are formed in LRS locally inside the insulating matrix. The red tube
indicates the transport paths with low resistivity. Adapted with permission from Ref. [107].
One example of filament formation is metallic nano-bridge, which is caused by the metal
cation migration. This type of resistive switching device is referred to electrochemical
metalization (ECM) memory. As reported by Hirose in Ag-photodoped amorphous As2S3 in
1976 [108], via the migration of Ag cation the transport in solid electrolyte As2S3 occurs. In
this MIM structure two different metal electrodes are used: inert metal and electrochemically
active metal, therefore, bipolar resistive switching was observed from the structure. By
applying an external voltage, the metal cations move towards the cathode (inert metal) and
are reduced to metal at the interface. The conductive filaments are formed by the reduced
metal atoms, and grow towards the anode. The device is set to LRS. By applying voltages
with opposite polarity, the metal atoms near the anode dissolve into cations, and the metal
filament is ruptured. This resets the device to HRS.
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Figure 2.9 (A) Conductivity map recorded by LC-AFM for a filament between two electrodes.
The bright spots indicate higher conductivity. Reprinted with permission from Ref. [109].
(B) Infrared thermal image of the memory cell. Red color near to anode indicates the
accumulation of oxygen vacancies. Reprinted with permission from Ref. [110].
Another example for filament formation is conductive channel composed by oxygen vacan-
cies, which is induced by anion migration, in particular oxygen ion defects in transition metal
oxides. This type of resistive switching device is also called filament-type valence change
memories (VCM). Driven by an external voltage, the conductive filament is formed by the
migration of oxygen vacancies, which are inevitably introduced during the oxide thin film
deposition. This kind of filament can be electrically built up or cut off, and it can be observed
in oxide by using conductive-tip atomic force microscope (C-AFM) as demonstrated by Szot
et al. in 2006 [109]. As shown in Fig. 2.9A it is verified that the conductive filaments are
identical to the dislocations in undoped SrTiO3 single crystals which are caused by the local
modulations of oxygen content. This was further confirmed by Janousch et al. for Cr-doped
SrTiO3 single crystal in 2007 [110]. Micro-x-ray fluorescence (XRF) mapping was also
used to investigate the roll of oxygen vacancies in resist, and the current path between two
electrodes is observed as shown in Fig. 2.9B.
It should be noted that the key for filamentary resistive switching is to form the conductive
filaments in the oxide layer in LRS, and usually an electroforming process is needed in the
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pristine sample to build up the conductive filaments. During switching, only the filament
terminal near to the electrode (anode or cathode) is responsible for the conducting path, and
other filament terminals nearly unchanged.
Interface type resistive switching
Interface resistive switching is another type of resistive switching, where resistance change is
attributable to the modulation of the interface barrier height. The barrier height or depletion
layer thickness at the interface between middle insulator layer and top/bottom electrode can
be modified by an electrical field, which leads to modulation of the transport properties. The
current that flows through the stack is therefore determined by the modifiable barrier height.
The following models have been considered as the origin for interface resistive switching,
such as ion migration, charge trapping/detrapping and polarization switching (ferroelectric
switching).
In oxides, oxygen vacancies are the most movable ions, which can be driven by an electric
stimulus and drift toward or rejected from the electrode/oxide interface. Therefore, the
local charge carrier concentration near the interface can be changed, and this modulates the
interface barrier height and hence induces RS.
There is an essential difference between filamentary switching and interface switching, which
are both induced by ion migration. The latter one is only related to the interface barrier
height, which is a pure interface effect. The bulk insulating layer does not contribute to the
switching, and is also considered leaky compared to the filamentary switching. Therefore,
the resistance state can be exclusively dominated by the interface. The transport process of
the filamentary switching is controlled by local filaments throughout the insulating matrix.
It is important to mention that RS degradation might be caused by the migration of oxygen
vacancies under low electric field with longer time constant, which leads to the retention time
limitation [111].
Besides ion migration, charge trapping/de-trapping has also been reported as a model for
interface RS. In charge trapping/de-trapping, the two electrode/oxide interfaces of a MIM
structure are usually formed differently: one Schottky contact and one Ohmic contact. The
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different charge injection at the Schottky junction can be caused by opposite bias polarities,
which results in the modification of charge state of charge traps and leads to RS. In general, a
charge trapping process takes place under negative bias and induces LRS, while a charge de-
trapping process takes place under positive bias and induces HRS [112, 113]. Consequently,
only bipolar switching can be observed from this mechanism due to its polarity dependence.
Furthermore, one powerful evidence for the validity of the charge trapping/de-trapping model
is described by the short retention time, i.e. around 250s LRS retention time in planar
Pt/Ba0.7Sr0.3TiO3 [114].
The last model presented here is related to the polarization switching in ferroelectric materials.
In polarization switching, the barrier potential at the metal/ferroelectric interfaces can be
modified by changing the type of surface charges of the ferroelectric layer. Because of the
spontaneity and nonvolatility of the surface polarization, nonvolatile interface RS can be
realized. Note that the polarization switching only utilizes the resistance change which is
induced by the bounded polarization charge, thus, the read-out is nondestructive. However,
the ferroelectric polarization fatigue might limit the endurance of this type of RS.
The physical mechanisms of resistive switching of BFO memristor lies in the interface type
resistive switching. The details will be explained in the next chapter (chapter 3).

Chapter 3
Validated memristance measurement
As introduced in chapter 1, early in 1971 Prof. L.O. Chua has already predicted the existance
of memristor, and simulated different types of memristive devices using both current-voltage
and charge-flux diagrams [41]. However, since the first passive memristor has been presented
in 2008 [42], memristors have been mainly characterized by complicated hysteretic current-
voltage curves, which are difficult to be described by analytical functions and might hinder the
way to search for the true essence of memristive devices. In order to have a better understand
of the switching properties of BFO memristors, both IV and memristance characteristics of
BFO memristors are systematically studied in this chapter.
The chapter is organized as follows: in section 3.1, the hysteretic bipolar resistive switching in
BFO memristor is presented in details by using IV diagrams. After introducing the definition
of memristance (section 3.2), practical guides how to derive the normalized charge-flux
diagrams (section 3.3) and how to use normalized charge-flux curves for the prediction
of hysteretic current-voltage characteristics of memristors (section 3.4) are demonstrated.
The analysis introduced in this chapter is specifically targeting key electrical memristor
characteristics relevant to various applications.
The results presented in this chapter have been partially/previously published in Ref. [115].
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3.1 IV Characterization of BFO-based resistive switches
As mentioned in the previous chapter, multiferroic BFO has attracted much attention in
the past decades because of its fascinating physical properties. Most resistive switching
behavior observed in BFO thin film in MIM structures can be attributed to the oxygen
vacancy migration [49, 116–118] or the polarization switching [55, 119–122] under an
external stimulus. However, the challenges to achieve excellent RS performance, including
large on/off ratio, long retention time, stable endurance and fast switching activity, still
remain.
In this work polycrystalline BiFeO3 (BFO) thin films have been grown by pulsed laser
deposition on Pt/Ti/SiO2/Si substrates (see Appendix 8.2). The circular Au top contacts have
been magnetron sputtered on the BFO thin films using a shadow mask [57]. The schematic
structure of BFO memristor is shown in Fig. 3.1A, where BFO thin film is sandwiched
between Au top electrode and Pt bottom electrode.
Figure 3.1 (A) Schematic structure of Au/BFO/Pt/Ti memristor, which is connected in the
measurement circuit for recording the IV characteristics. (B) Hysteretic IV characteristics of
BFO memristor with a top electrode area of 2.17E5 µm2 under input voltage from 0 V→-7
V→+7 V→0 V with sweeping frequency f1 = 0.357 Hz (time per measuring point 100 ms).
The IV characteristics of BFO memristor are illustrated in Fig. 3.1B. By applying the
sweeping source voltage from 0 V -> -7 V -> +7 V -> 0 V between the Au top electrode
and the Pt bottom electrode, the current-voltage characteristics have been recorded using a
Keithley source meter 2400 and reveal reproducible nonvolatile hysteretic bipolar resistive
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switching. A single writing pulse with an amplitude Vw = +7 V or -7 V can also be used to
switch the BFO memristor into LRS or HRS, respectively. A typical writing pulse amplitude
(with pulse width 100 ms) ranges from |±6| V to |±10| V, and mainly increases with the
thickness of BFO thin film.
Figure 3.2 Schematic demonstration of the distribution of fixed Ti4+, fixed Fe3+ and mobile
Vo+ in BFO memristor.
The physical mechanism underlying resistive switching in BFO memristors in this work is
related with the nonvolatile change of flexible barriers in Ti-containing BFO memristors.
Because of the thermal diffusion of Ti atoms and their substitutional incorporation into the
lower part of the BFO layer during BFO thin film growth on a Pt/Ti bottom electrode, the
barrier at the Pt/Ti bottom electrode is flexible. The Au top electrode possesses a fixed barrier
height.
As illustrated in Fig. 3.2, due to an applied voltage as a LRS writing pulse, fixed Ti donors
close to the bottom electrode can effectively trap mobile oxygen vacancies in BFO. The
bottom electrode becomes non-rectifying and the BFO memristor is in LRS. On the other
hand, when applying the HRS switching pulse, the mobile donors in BFO memristors are
redistributed between the top and the bottom electrode. The bottom electrode becomes
rectifying and the BFO memristor is in HRS. Note that for both writing pulses the Au top
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electrode remains rectifying [58]. Due to the enhanced local electric field and the trapped
mobile oxygen vacancies, good endurance and retention performance are achievable. It has
been studied that the resistive switching can be continuously configured by the amplitude and
the length of the writing bias pulses (chapter 4), and this suggests the possibility to realize a
multilevel resistive switching in BFO MIM structure with a fast switching speed.
The barrier height of the bottom electrode typically starts to change at a writing pulse of
amplitude Vw = +3 V in BFO memristor with thickness 600 nm. Applying a dc voltage below
+2 V to the BFO memristor does not change the barrier height of the bottom electrode, and
the state of the BFO memristor does not change. Therefore, the +2 V dc voltage is defined as
the reading bias for the 600 nm thick BFO memristor. The ratio between the resistance of
BFO memristor (Fig. 3.1) in HRS RHRS and the resistance in LRS RLRS amounts to around
200.
3.2 Memristance measurement
As next, the validated memristance measurement is discussed in details for characterizing
BFO- based resistive switches in charge-flux (q-ϕ) manner.
3.2.1 Definition of memristance
A memristor can be defined as a charge-controlled (flux-controlled) memristor if the relation
can be expressed as a single valued function of the charge q (flux ϕ). The voltage across a
charge-controlled memristor is given by the incremental memristance M(q):
M(q) =
dϕ(q)
dq
. (3.1)
The current of a flux-controlled memristor is given by the incremental memconductance
W(ϕ):
W (ϕ) =
dq(ϕ)
dϕ
. (3.2)
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In a very special case where the (q-ϕ) curve is a straight line, the memristor reduces to a
linear-time invariant resistor with resistance R, which holds the relation,
M(q) =
1
W (ϕ)
= R. (3.3)
In the following, a practical guide for the determination of memristance measurements of
memristive materials with unknown charge-controlled M(q) or flux-controlled M(ϕ) data is
presented. First the well-known relationships between charge q and measured current i
q(t) =
∫ t
−∞
i(τ)dτ, (3.4)
and between flux ϕ and measured voltage v
ϕ(t) =
∫ t
−∞
v(τ)dτ, (3.5)
are used. The important feature is the time dependence of the ramped input signal iin(t) and
vin(t). Then the calculated charge q or flux ϕ from measured current i or voltage v is plotted.
The difference of clockwise (CW) and counterclockwise (CCW) cycled M(q) and M(ϕ) data
is pointed out and comparability is established between differently recorded (q-ϕ) data by
introducing a normalization point at the CW and CCW turning point. Finally, the (q-ϕ)
data are used to predict hysteretic current-voltage characteristics of linear resistors, ideal
memristors and BFO memristors for CW and CCW cycled linear, sinusoidal, and exponential
current and voltage input signals.
3.2.2 Measurement setup
While it is usually not difficult to collect (i-v) data of linear time-invariant resistors without
memory in voltage correct measurements and in current correct measurements, some possible
pitfalls have to be considered when collecting hysteretic (i-v) data of memristors. In the
following the developed memristance measurement set-up is presented (Fig. 3.3). During
the measurement, the range of input voltage vin(t) is selected manually in voltage correct
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Figure 3.3 Flow chart of validated memristance measurements. The experimental set-up
uses a Keithley source meter to define the input voltage vin(t) or the input current iin(t) with
respect to its amplitude Vdc and Idc and to its shape, e.g. linear, exponential, or sinusoidal, to
its number of measurement points Ns and to the measurement time Ts per measurement point
for voltage correct (upper) and for current correct (lower) measurements. The measurement
is controlled by a LabVIEW program. This program also collects the output current i(t)
(upper) and output voltage v(t) (lower) data, performs the integration according to Eqs. (3.4 -
3.5) and the normalization according to Eqs. (3.6 - 3.7), stores the normalized memristance
data in a lookup table and predicts (i-v) curves from normalized memristance curves for
input voltage vin(t) (upper) and input current iin(t) (lower) with corresponding shape and
amplitude and arbitrarily chosen Ns and Ts.
measurements. The corresponding output current i(t) data have been used to select the range
for the input current iin(t) in current correct measurements. The CW and CCW cycles are
always sourced from the origin. If other source points will be used as a starting point, minor
loops of the hysteretic (i-v) data will be probed. The (i-v) data collection has to be repeated
several times, in order to check stability of the hysteretic (i-v) data. In order to record stable
hysteretic (i-v) data, an increase in the number of measurement points Ns is recommendable.
Finally, the validity of normalized (q-ϕ) data may be checked by comparing normalized (q-ϕ)
data where the corresponding unnormalized (q-ϕ) data have been recorded with different
time Ts per measurement point.
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3.3 Data recording and analysis
3.3.1 Input signal
For the validated memristance measurements, both voltage and current controlled input
signals with special shapes (sinusoidal, linear, and exponential) are selected to explore
the memristance behavior of different devices: linear resistors, ideal memristor, and BFO
memristor.
Linear resistor (experiment)
Figure 3.4 Charge-flux (q-ϕ) curve from a 100 Ω and 200 Ω resistor. The insets show the
linear (lin), sinusoidal (sin), and exponential (exp) (A) input voltage vin(t) (32 s period T, 7 V
amplitude Vdc) and (B) input current iin(t) (32 s period T, 70 mA amplitude Idc for 100 Ω and
35 mA amplitude Idc for 200 Ω) for CW and CCW looping. The number of measurement
points in each period amounts to Ns = 64 and the measurement time Ts per measurement
point amounts to Ts = 0.5 s. The (q-ϕ) curve from a resistor lies in the 1st quadrant (I) and in
the 3rd quadrant (III), if the input signals are looped CW and CCW, respectively. Based on
Ref. [115].
First the validated memristance measurements on linear-time dependent 100 Ω and 200 Ω
resistors are checked. The CW and CCW forward bias (insets in Fig. 3.4) is defined as a
looping input signal. Fig. 3.4 shows the charge q as a function of the corresponding flux
through the sample for both CW (1st quadrant) and CCW (3rd quadrant) in voltage (Fig.
3.4A) and current (Fig. 3.4B) correct measurements, respectively. The sinusoidal, linear, and
exponential input voltages have the same amplitude Vdc of 7 V. As illustrated in Fig. 3.4,
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the (q-ϕ) data in CW and CCW directions are symmetric with respect to the origin, and the
coordinates of the turning points BCW and BCCW change with the shape of the input signal.
The (q-ϕ) slope (Eq. 3.2) only depends on the resistance R of the linear resistors (Eq. 3.3)
and not on the shape of input signals.
The input voltage vin(t) has been manually selected and the output current i(t) has been
used to select the input current iin(t) in current correct measurements. Fig. 3.4B shows the
charge-flux curve of the linear resistors (100Ω and 200 Ω) from current correct measurement.
For both 100 Ω and 200 Ω resistors the turning points BCW and BCCW in the memristance
curves are the same under the selected input voltage vin(t) and input current iin(t) with the
same shape (Fig. 3.4).
Ideal memristor (model)
Next, the memristance measurement has been implemented in a Matlab program by using
the ideal memristor model (Ti02 ) which will be introduced in section 4.1.1. Fig. 3.5 depicts
the simulated (q-ϕ) data for both CW and CCW voltage and current sources. One cycle
of sinusoidal, linear, and exponential input voltage (3.5A) and input current (3.5B) with
amplitude Vdc = 7 V, time per measuring point Ts = 2.5 ms and number of measurement
point Ns = 800 (period t = 2 s, frequency f = 0.5 Hz) is shown. Fig. 3.5 reveals the symmetry
of memristance behavior about the origin which is in agreement with the ideal memristor
from HP lab [42]. The turning points BCW and BCCW are varying with the shape of the input
signal, i.e. sinusoidal, linear and exponential source signals. The memristance data of the
modelled ideal memristor depend on the shape of input signal and increase with increased
amplitude Vdc and time per measuring point Ts. The memristance of ideal memristor is
given by the slope of the (q-ϕ) curve. The slopes of the (q-ϕ) curves in Fig. 3.5 in CW and
CCW directions are the same in the first half period and second half period. It means that the
(q-ϕ) curves in two half periods coincide with each other in both CW and CCW sweeping
directions, respectively. The (q-ϕ) curve with current input signal for the ideal memristor
is depicted in Fig. 3.5B. As expected the simulated (q-ϕ) curve is exactly the same as the
simulated (q-ϕ) curve in Fig. 3.5A.
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Figure 3.5 (A,B) Modelled unnormalized charge-flux curves from a TiO2 ideal memristor.
The insets show the sinusoidal (sin), linear (lin), and exponential (exp) (A) input voltage
vin(t) and (B) input current iin(t). The number of measurement points in each CW and CCW
cycle amounts to Ns = 800 and the measurement time Ts per measurement point amounts to
Ts = 2.5 ms.
BFO memristor (experiment)
After testing the influence of the shape of input current for the special cases of linear resistors
and ideal memristors, validated memristance measurements of a BFO memristor are checked.
The range for the input voltage vin(t) in voltage correct measurements (Fig. 3.6A) has been
selected manually so that the breakdown of the BFO memristor during input voltage ramping
can be avoided. The corresponding output current i(t) from voltage corrected measurement
has been used to select the range for the input current iin(t) in current correct measurements
(Fig. 3.6B).
The voltage sequence during CW looping is: 0 V → 7 V → -7 V → 0 V and the voltage
sequence for CCW looping is: 0 V → -7 V → 7 V → 0 V applied on the Au top electrode.
The stable performance of BFO memristor is revealed by measuring sinusoidal, linear, and
exponential input voltage and input current as shown in Fig. 3.6. The memristance data lie in
the I and II-III quadrant for clockwise and counter-clockwise cycling of the input voltage,
respectively.
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Figure 3.6 (A,B) Unnormalized charge-flux curves from a BFO memristor with a nominal
top contact area of 8.92E4 µm2. The insets show the sinusoidal (sin), linear (lin), and
exponential (exp) (A) input voltage vin(t) (32 s period T, 7 V amplitude Vdc) and (B) input
current iin(t) (32 s period T, +3E-5 A maximum positive input current and -2E-6 A minimum
negative input current). The number of measurement points in each CW and CCW cycle
amounts to Ns=64 and the measurement time Ts per measurement point amounts to Ts= 0.5
s. Based on Ref. [115].
3.3.2 Normalized memristance
In the following normalized (q-ϕ) curves are introduced which will allow to predict the
current-voltage behavior for input signals of the same shape and amplitude in different
frequency ranges, i.e. with different Ns and Ts. For a given shape and amplitude of the input
signal, the absolute values of the coordinates of the BCW and BCCW turning points, ϕCW,
qCW, ϕCCW, and qCCW, increase with increasing number of measurement points Ns and with
increasing measurement time per measurement point. For normalization the coordinates of
the turning points BCW = BCW(ϕCW,qCW) and BCCW = BCCW(ϕCCW,qCCW) are used. The
normalization factor for charge qN is given by
qN =
(∣∣∣qCW ∣∣∣+ ∣∣∣qCCW ∣∣∣)/2 (3.6)
and the normalization factor for flux ϕN is given by
ϕN =
(∣∣∣ϕCW ∣∣∣+ ∣∣∣ϕCCW ∣∣∣)/2. (3.7)
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Linear resistor (experiment)
For resistors it holds that qN =
∣∣qCW ∣∣= ∣∣qCCW ∣∣ and ϕN = ∣∣ϕCW ∣∣= ∣∣ϕCCW ∣∣. Therefore, the
normalization factors can be obtained from CW or CCW cycled signals. Memristance data
are normalized by dividing ϕ by ϕN and q by qN. The normalized memristance diagrams for
linear resistor with voltage and current controlled input signal are calculated and shown in
Fig. 3.7. The turning points of normalized memristance curves are labeled BNCW and B
N
CCW.
For resistors with resistance R it follows
R =
ϕN
qN
. (3.8)
As will be shown in the following, for normalized memristance curves of ideal and BFO
memristors, the additional information on the shape and amplitude of the input signal is
needed.
Figure 3.7 Normalized charge-flux curves from the 100 Ω and 200 Ω resistors (Fig. 3.4) for
(A) input voltage and (B) input current. The number of measurement points in each CW and
CCW cycle amounts to Ns = 64 and the step length amounts to Ts = 0.5 s. The turning points
of the normalized CW and CCW memristance curve lie at BNCW = (1, 1) and B
N
CCW = (-1, -1),
respectively.
Ideal memristor (model)
The normalized memristance data for both voltage and current controlled input signal are
depicted in Fig. 3.8A and Fig. 3.8B, respectively. For ideal memristor the relationships
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qN =
∣∣qCW ∣∣= ∣∣qCCW ∣∣ and ϕN = ∣∣ϕCW ∣∣= ∣∣ϕCCW ∣∣ are valid. The memristance curves only
lie in the first and third quadrants for both voltage and current input signals. Due to the
nonlinearity of ideal memristive system, its memristance does not amount to ϕN/qN, but can
be described as the slope of the normalized memristance curves, which only depends on
the shape of the sinusoidal, linear, or exponential input signals, not on the amplitude or the
number of measurement points Ns of the source signal. The turning points of normalized
memristance curves for both voltage and current controlled input signals equal to BNCW =
(1, 1) for CW cycle and BNCCW = (-1, -1) for CCW cycle regardless of the shape of source
signals.
Figure 3.8 Modelled normalized charge-flux curves from a TiO2 ideal memristor for (A)
input voltage and (B) input current. The number of measurement points in each CW and
CCW cycle amounts to Ns = 800 and the measurement time Ts per measurement point
amounts to Ts = 2.5 ms.The turning points of the normalized CW and CCW memristance
curve lie at BNCW = (1,1) and B
N
CCW = (-1, -1), respectively.
BFO memristor (experiment)
The memristance curves for different CW and CCW input voltage (Fig. 3.9A) and input
current (Fig. 3.9B) have been normalized using the normalization factors qN and ϕN from
Eqs. (3.6) and (3.7). Normalization determines the normalized turning points BNCW and
BNCCW.
For memristors, it holds that qN ̸=
∣∣qCW ∣∣ ̸= ∣∣qCCW ∣∣ and ϕN ̸= ∣∣ϕCW ∣∣ ̸= ∣∣ϕCCW ∣∣. Therefore,
the normalization factors of memristors can only be obtained from both CW and CCW cycled
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Figure 3.9 Normalized charge-flux curves from the BFO memristor in Fig. 3.6 for (A) input
voltage and (B) input current. The number of measurement points in each CW and CCW
cycle amounts to Ns = 64 and the step length amounts to Ts = 0.5 s. The turning points of the
normalized CW and CCW memristance curve lie at BNCW = (1,1.89) and B
N
CCW = (-1,-0.18),
respectively. Based on Ref. [115].
signals. For example, for sinusoidal, linear, and exponential CW input voltage (Fig. 3.9A)
the normalized turning point BNCW
(
ϕCW/ϕN ,qCW/qN
)
lies at (1, 1.89). In comparison to
the coordinate values of the normalized CW turning point of resistors and ideal memristors,
the coordinate values of the normalized CW turning point of memristors range from 0 to 2
because of the missing hysteresis in the third quadrant observed from the (i-v) data of BFO
memristor.
Note that, the memristance of ideal memristor as demonstrated in this section, has been
simulated, but never been measured experimentally. On the other hand the BFO memristor is
utilized to represent the extended memristive system for experimental memristance studies.
3.4 Modelling of hysteretic (I-V) data
In the following it is demonstrated how to predict hysteretic (i-v) data of BFO memristors
for an arbitrarily chosen number of measurement points Ns and measurement time per
measurement point Ts. Note that the normalized memristance curves are superimposed for
arbitrarily chosen Ns and Ts. First the normalized memristance curves of the BFO memristor
are discussed which have been obtained by memristance measurements under a CW 7 V
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Figure 3.10 (A) Normalized memristance curves (1st quadrant) from a BFO memristor under
input voltage vin(t) with CW amplitude 7 V and shapes: sinusoidal (sin), linear (lin), and
exponential (exp). (B) Input voltage vin(t), (C) normalized charge, (D) normalized current,
(E) normalized flux, and (F) normalized voltage curves are plotted versus time. Predicted
(solid lines) and experimental (symbols) unnormalized output current (H) versus input voltage
on a logarithmic scale and (G) versus time on a linear scale.
input voltage with different shapes. The memristance data have been saved in lookup tables
together with the information on the amplitude and shape of the input signal (Fig. 3.3). The
normalized memristance curves (Fig. 3.10A) depend on the shape of the CW 7 V input
voltage (Fig. 3.10B). Mainly in the q/qN range from 0 to 0.8 the shape of the input voltage
strongly influences the normalized memristance data. Next, an input signal of the same shape
and amplitude is chosen as the input signals used for validated memristance data, but with an
arbitrarily chosen number of measurement points Ns and an arbitrarily chosen measurement
time per measurement point Ts. As an example, a sinusoidal, linear, and exponential input
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voltage vin(t) with Ns = 64 and Ts = 2 s has been chosen (Fig. 3.10B). Using Eq. (3.5) and the
normalization factor ϕN in Eq. (3.7) the normalized flux ϕ(t)/ϕN (Fig. 3.10E) is calculated
from the input voltage (Fig. 3.10B). From the normalized memristance data (Fig. 3.10A) and
also from the data in the corresponding lookup table (ϕ(t)/ϕN , q(t)/qN) one can determine
the normalized charge q(t)/qN (Fig. 3.10C).
Figure 3.11 (A) Normalized memristance curve from a BFO memristor with a nominal
top contact area of 8.92E4 µm2 recorded with a CW linear (lin) input voltage vin(t) of the
same shape and amplitude and different measurement time per measurement point Ts = 0.5,
1, 2 s. The turning point lies at BNCW = (1,1.81). (B) Linear (lin) input voltage vin(t) (64
measurement steps Ns, 7 V amplitude Vdc, 0.5, 1, and 2 s measurement time Ts). Predicted
(solid lines) and experimental (symbols) unnormalized output current (C) versus input voltage
on a logarithmic scale and (D) versus time on a linear scale. Based on Ref. [115].
From the derivative of the normalized charge curve (Fig. 3.10C) and of the normalized
flux curve (Fig. 3.10E) the normalized current curve (Fig. 3.10D) and the normalized
voltage curve (Fig. 3.10F) are obtained respectively. Finally, the normalized current curve
is multiplied with the normalization factor qN and the normalized flux curve with the
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normalization factor ϕN and obtain the output current i(t) (Fig. 3.10H) for an input voltage
with arbitrarily chosen Ns and Ts. For a better comparison with experiment, the output
current i(t) can also be plotted versus the input voltage vin(t). The calculated (i-v) data
(solid lines) are shown together with experimental data (symbols) on a logarithmic scale (Fig.
3.10G). Tiny features of the (i-v) data are very well reproduced and prove the validity of the
presented concept. As a second example, it is demonstrated how the memristance curves
for input signals of a given shape and amplitude can be used to predict hysteretic (i-v) data
of memristive materials for input signals of the same shape and amplitude and arbitrarily
chosen measurement time per measurement point Ts. The normalized memristance curve
(Fig. 3.11A) which has been recorded with a CW 7 V linear input voltage by validated
memristance measurements as described in section 3.3 (Fig. 3.3) is first studied to predict the
hysteretic (i-v) data. The measurement times per measurement point Ts are 0.5 s, 1 s, and 2 s
and do not influence the normalized memristance curve (Fig. 3.11A). Since the normalized
memristance curves superimpose for the different Ts, the (i-v) data can be predicted from
the normalized memristance (Fig. 3.11A) for arbitrarily chosen measurement times per
measurement point Ts. The normalization factor ϕN depends on Ts and is calculated from
the CW linear input voltage vin(t) (Fig. 3.11B). The corresponding normalization factor
qN is proportional to ϕN and determined from the turning point BNCW in the normalized
memristance (Fig. 3.11A). The calculated (i-v) data (solid lines) have been plotted together
with experimental data (symbols) on a logarithmic scale (Fig. 3.11C) and on a linear scale
(Fig. 3.11D). The maximum positive current and minimum negative current strongly depend
on Ts and are largest for the largest Ts (Fig. 3.11D). Mainly for negative input voltage it is
obvious that all tiny features of the (i-v) data are very well reproduced.
As a third example, it is demonstrated how the normalized memristance curves can be used
to recover hysteretic (i-v) data for input signals of given shape and different amplitude.
Note that, input signals with different amplitudes allow for an investigation of minor-loop
hysteretic (i-v) data. For a better comparison the number of measurement points Ns and the
measurement time per measurement point Ts have been kept fixed. To record the normalized
memristance curve (Fig. 3.12A) a CW linear input voltage vin(t) is chosen with three
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Figure 3.12 (A) Normalized memristance curve from a BFO memristor with a nominal top
contact area of 8.92E4 µm2 recorded with a CW input voltage vin(t) of the same shape and
of different amplitude. The turning point of the normalized CW curves of the memristor
lies at BNCW = (1,1.85). (B) Linear (lin) input voltage vin(t) with different amplitude (64
measurement steps Ns, 32 s period T , measurement time Ts = 2 s). Predicted (solid lines)
and experimental (symbols) unnormalized output current and (C) versus input voltage vin(t)
on a logarithmic scale and (D) versus time on a linear scale. Based on Ref. [115].
different amplitudes of 7 V, 5 V, and 3 V and with a fixed Ns= 64 and Ts = 2 s (Fig. 3.12B).
Normalized memristance data (Fig. 3.12A) depend on the amplitude of the input signal
and lie in the 1st and 4th quadrant for a small amplitude of 3 V and in the 1st quadrant only
for a large amplitude of 5 V and 7 V. The value of q/qN is 0.0 at the point A1 and +1.81 at
BNCW. The starting point, half-period point, and full-period point is labeled A1, BCW, and A2,
respectively. For an amplitude of 3 V the value of q/qN at the point A2 is negative and the
hysteresis of the corresponding (i-v) data is small (Fig. 3.12A). Also the maximum positive
current and minimum negative current strongly depend on the amplitude of the input voltage
and are largest for the largest amplitude (Fig. 3.12D). Here the normalization factor ϕN
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depends on the amplitude of the input voltage vin(t). Again ϕN is calculated from the CW
linear input voltage (Fig. 3.12B) and the corresponding normalization factor qN is determined
from the turning point BNCW in the normalized memristance (Fig. 3.12A). The calculated (i-v)
data (solid lines) are consistent with the experimental data (symbols) both on a logarithmic
scale on the logarithmic (Fig. 3.12C) and on the linear scales (Fig. 3.12D).
3.5 Conclusions
In this chapter the bipolar resistive switching behavior of BFO memristor has been described
by using not only IV characteristics but also memristance diagrams. The experimental
approach for measuring charge-flux (q-ϕ) diagrams, i.e. for memristance measurements, has
been developed and performed on a linear resistor (experiment), an ideal memristor (model)
and for an extended memristor (experiment).
In the case of linear resistor and ideal memristor, the unnormalized and normalized memris-
tance curves are centrosymmetric about the origin, which is not the case for the extended
memristor because of the asymmetric IV characteristics in positive and negative bias ranges.
Table 3.1 Unnormalized/normalized memristance from linear resistor, ideal memristor (TiO2),
and extended memristor (BFO) in dependence on experimental parameters: shape of input
signal, amplitude of input signal Vdc, probing time Ts, cycling direction (CW/CCW), (q-ϕ)
location. It is clearly visible that normalization is most effective for the linear resistor. Fur-
thermore, normalization helps to make memristance measurements on extended memristors
comparable.
Measurement parameter Linear resistor Ideal memristor (TiO2) Extended memristor (BFO)
Shape of input Yes/No Yes/Yes Yes/Yes
Amplitude of input Vdc Yes/No Yes/No Yes/Yes
Time per point Ts Yes/No Yes/No Yes/No
Cycling direction No/No No/No Yes/Yes
Quadrant with (q-ϕ) I, III I, III I, II, III
As illustrated in Tab. 3.1, the input signal shape, amplitude Vdc and time per measuring point
Ts are used to describe unnormalized (left) and normalized (right) memristance data. It can
be seen that the unnormalized (q-ϕ) curves for linear resistor, ideal memristor and extended
memristor devices depend on the shape, amplitude Vdc and time per measurement point Ts.
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After normalization the memristance of linear resistor does not depend on the shape of input
signal due to its linearity, and the resistor and ideal memristor do not depend on the amplitude
of the input signal because of their volatility. From Tab. 3.1 it can also be concluded that
all types of devices do not reveal a dependence on the time per measuring point Ts after
memristance normalization. Therefore, the normalized memristance diagram is useful for
the prediction of time-dependent current-voltage characteristics of memristors in dependence
on the shape and amplitude of the input voltage or input current signals. Note that only the
memristance curve for extended memristor depends on the cycling direction both before and
after normalization. This is related to the switching features of bipolar resistive switching
in BFO memristor: During the CCW sweeping, the resistance around origin is higher than
that during the CW sweeping, and the current flowing through the device is smaller. The
accumulated charge through the device at the end of the memristance measurement in CCW
direction is thus smaller than that in CW direction. This is also the reason for the different
end points of the normalized CW and CCW memristance curves of BFO memristor (Fig.
3.9).
It is important to mention that no ideal memristor exists, only extended memristors. In
comparison to the non-analytical (i-v) data, the (q-ϕ) curves of memristor can be described
by an lookup table using normalization factors qN and ϕN. Furthermore, it is to expect
that the modelling of (q-ϕ) curve would be much easier than that of IV curve by using an
analytical function.

Chapter 4
Switching dynamics
To exploit BFO memristor for the application in neuromorphic computing, i.e. served as
BFO based artificial synapse, both fast switching speed and low power consumption per
switching process are required from BFO memristor. Thus switching dynamics is studied in
this chapter to explore the possibility for applying BFO memristors as BFO-based artificial
synapses.
Dynamic simulations for memristive systems have attracted much attention since the first
dynamic model of TiO2 memristor was explored by the HP Lab in 2008 [42]. The dynamic
model of a memristive system can emulate the switching dynamics, and can be applied to
predict essential physical properties of memristive cells, and the ideal memristor model has
been used to predict the normalized memristance (chapter 3) and higher harmonic (chapter
5) properties of memristive system. At the beginning of this chapter the dynamic models
for different types of memristors are introduced (section 4.1). In section 4.2 the non-linear
switching kinetics of filament type memristive systems are presented, moreover the dynamic
behavior in terms of resistive switching kinetics is discussed for BFO based resistive switches.
4.1 Dynamic model of memristive systems
The dynamical model can be represented by a set of differential equations and describes
a complete class of two terminal devices. As a special case of dynamical systems, the
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Figure 4.1 Schematic demonstration of an ideal memristor with a pinched hysteresis IV loop
at frequencies w1 < w2 where w2 → ∞. For w2 → ∞ its resistance is linear. The frequency
w is proportional to the ramping velocity of the memristive device.
memristive system is non-linear and usually characterized by a ‘pinched hysteresis loop’.
As shown in Fig. 4.1, it is to notice that a memristive system can be determined by the
state-dependent Ohm’s law. The current controlled memristive system reads
v = R(x, i, t)∗ i (4.1)
x˙ = f (x, i, t), (4.2)
while a voltage controlled memristive systems reads
i = G(x,v, t)∗ v (4.3)
x˙ = f (x,v, t). (4.4)
4.1 Dynamic model of memristive systems 69
Eqs. (4.2) and (4.4) are the state equations and Eqs. (4.1) and (4.3) are the readout equations.
The functions f(·) and R(·) (G(·)) are non-linear and depend on time t as well as on variables
x and i (v), which stand for the state of the system and input current (voltage), respectively.
In current (voltage) controlled memristive system, the variable i (v) reflects the external
stimulus, and v (i) is the observation variable. In both systems the variable x represents the
state of the device.
4.1.1 Ideal memristive system
The simplest case of memristive system describes that the resistance R (or conductance G) is
only dependent on the state variable x, and x˙ only depends on the current i (or voltage v).
The current controlled memristive system then reads
v = R(x)∗ i, (4.5)
x˙ = f (i), (4.6)
while a voltage controlled memristive systems reads
i = G(x)∗ v, (4.7)
x˙ = f (v). (4.8)
The memristor is considered as the forth passive circuit element [41] and the single state
variable x in current controlled case (Eqs. (4.5), (4.6)) is the charge x = q. In the voltage
controlled case (Eqs. (4.7), (4.8)) the state variable x is the magnetic flux x = ϕ . Several
models in literature [123, 124] are based on this assumption regarding the state variable, e.g.
the work from Prof. Di Ventra’s group [125].
In this work, the resistive switching behavior of ideal memristive system is simulated based on
the switching mechanisms of TiO2 thin film, which is sandwiched between two Pt electrodes.
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As demonstrated in the inset of Fig. 4.2 the length of TiO2 thin film amounts to L while
the doped low resistance region has length d (V = 0, d = 0). The length d is changed by
introducing an electric field to the top electrode, which causes the migration of oxygen
vacancies in the TiO2 layer. The maximum and minimum resistance values are obtained at d
= 0 and d = L, and denoted as Moff and Mon, respectively. Therefore, the memristance M of
the device can be described as
M(d) = Mo f f +(Mon−Mo f f )dL . (4.9)
Figure 4.2 Simulated IV characteristics of ideal memristor. The inset shows the structure of
TiO2 memristor.
By applying the sinusoidal input signal with frequency f1 and amplitude V0, Kirchhoff’s
voltage law for this circuit is
V0sin2π · f 1 · t− i(t) ·M(d) = 0, (4.10)
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where M(d) is given by Eq. (4.9). Solving Eq. (4.10) with q(t=0) = 0, the current flows
through the device can be found as
i(t) =
V0sin(2π · f 1 · t)√
M2o f f −4V0(Mo f f −Mon)sin2(π · f 1 · t)/(2π · f 1 ·q0)
, (4.11)
where q0 is defined as the charge needed for completely switching the device from one
state into another state. The simulated IV characteristics of TiO2 based ideal memristor are
demonstrated in Fig. 4.2, which are used in chapter 3 and chapter 5 for ideal memristor based
higher harmonic measurement and memristance measurement.
4.1.2 Extended memristive system
The time-invariant memristive system is considered as an ‘Extended memristive system’, and
it is the simplified description of the model introduced at the beginning of this section. The
current controlled extended memristive system is defined as
v = R(x, i)∗ i, (4.12)
x˙ = f (x, i), (4.13)
while the voltage controlled extended memristive systems is defined as
i = G(x,v)∗ v, (4.14)
x˙ = f (x,v). (4.15)
Note that in the time-invariant formulation, in order to fulfill the pinched IV characteristic of
a current controlled system, it holds true that
R(x,0) ̸= ∞, (4.16)
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and accordingly in the voltage controlled system
G(x,0) ̸= 0. (4.17)
Moreover, without external stimulus the state x of a nonvolatile memristive system should
remain unchanged. It reads:
x˙ = f (x,0) = 0. (4.18)
In the extended memristive system, both non-linear functions R (or G) and f are time
independent, and bipolar resistive switching devices such as BFO-based resistive switches
can be simulated with this model.
4.2 Non-linear switching dynamics
All types of resistive switches exhibit SET and RESET characteristics. To switch a memristive
cell, a voltage pulse with a certain pulse amplitude and pulse width is applied. The switching
kinetics of a memristive device can be discussed in terms of voltage amplitude and pulse
width for SET and RESET operation. In general the switching kinetics are used to understand
the physical mechanism of resistive switching behavior. For example, the switching kinetics
of electrochemical-metallization (ECM) [126] and of vacancy-change mechanism (VCM)
[127] based resistive switches show an extreme non-linearity (Fig. 4.3). The origin of this
extreme nonlinear kinetics is still under debate. In the following the non-linear switching
kinetics of ECM/VCM and of BFO-based resistive switching cells is discussed.
4.2.1 Dynamics in ECM / VCM resistive switches
As introduced in section 2.2, both ECM-type and VCM-type resistive switches reveal a
filament-type resistive switching mechanism. The conductive filaments are formed via
electrochemical dissolution and redeposition of the active metal atoms in ECM devices, and
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Figure 4.3 Simulated switching dynamics for SET operation of ECM and VCM cells with
logarithmic scale in y axis, and linear scale in x axis. The switching is discussed in terms of
pulse width and voltage amplitude.
via oxygen vacancy migration in VCM cells resulting in a valence change of the cations in
the isolator layer.
The modelled switching dynamics for the SET operation of ECM and VCM cells are shown
in Fig. 4.3. In the ECM cell, e.g. polycrystalline AgI [126], a very steep decrease of
the SET pulse width is observed in a small pulse amplitude range (nucleation limitated
regime). Subsequently, the slope becomes smaller. The corresponding pulse amplitude range
is associated with electron transfer limited regime and mixed electron transfer ion hopping
limited regime (Fig. 4.3A). In comparison to ECM cells, there is an intermediate writing
voltage range where a very steep decrease of the SET pulse width is observed in VCM
cells e.g. in SrTiO3 [127]. In this specific writing voltage range the SET process is mainly
triggered by the temperature-accelerated drift of oxygen vacancies. This direct link between
pulse width and pulse amplitude represents the ‘voltage time dilemma’, which is believed to
be a fundamental property of nonvolatile memories (Fig. 4.3B). To conclude, voltage time
dilemma describes a dramatic degradation of writing speed that is caused by the reduction of
writing voltage amplitudes.
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4.2.2 Dynamics in BFO-based resistive switches
Figure 4.4 Measured switching dynamics for SET operation of BFO-based resistive switches.
(A) Signal scheme for setting a BFO memristor in HRS and for resistive switching into LRS.
The memristor is set to HRS by applying a writing voltage Vw = -6 V with a pulse width tp =
100 ms, and is then switched back to different LRSs with different pulse amplitudes Vw′ and
pulse widths tp′. (B) Reading current of the BFO memristor in LRS with a contact area of
4.5E4 µm2 in dependence on the writing voltage Vw′ in the range from 2 to 23 V and with
different constant pulse widths of tp′ = 100ms, 50 ms, 1 ms, 50 µs, 1 µs, 500 ns, and 50 ns.
The reading voltage amounts to +2 V. For a given pulse width at least one writing voltage (red
bar) is large enough to set the BFO memristor in the LRS. In that case the reading current is
even larger than the current ILRS read out after applying a writing voltage of Vw = +6 V with
a pulse width of tp′ = 100 ms (first red bar).
Switching dynamic measurements have been performed on BFO-based resistive switches.
As shown in Fig. 4.4A, the BFO memristor is first switched into HRS by a negative writing
pulse with pulse amplitude Vw = -6 V and pulse width tp = 100 ms, and then switched back
into LRS with different pulse amplitudes Vw′ ranging from 2 V to 23 V and different pulse
width tw′ ranging from 100 ms to 50 ns. The reading current recorded after this SET process
is depicted in Fig. 4.4B in dependence on the writing voltage. The standard SET process
in BFO is observed for a SET pulse amplitude Vw′ = 6 V and pulse width tw′ = 100 ms.
When reducing the writing voltage by a factor of 4, the pulse width tw′ has to be increased
by 6 orders of magnitude. This result clearly indicates the extremely large nonlinearity of
switching kinetics in BFO based resistive switches.
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Figure 4.5 Switching dynamics for SET operation of a BFO-based resistive switch with pulse
amplitude Vw′ and pulse width tp′. The relation between pulse amplitude Vw′ and electric
field E′ is given as follows E′ = (1 + χF)·Vw′ · L−1. The pulse width tp′ on logarithmic scale
is represented versus the pulse amplitude Vw′ on linear scale. The (Vw′, tp′) data points are
taken from Fig. 4.4B at a LRS reading current of 9.5E-7 A. Simulation results for both small
and large electric fields from Eqs. (4.23) and (4.24) are plotted together with experimental
results in green and blue lines, respectively. The left inset shows tp′ versus 1/Vw′ on a linear
scale. The right inset shows tp′ versus exp(-Vw′) on a linear scale.
The summarized (Vw′, tp′) data from a BFO-based resistive switch are shown in Fig. 4.5 for
a LRS reading current 9.5E-7 A (Fig. 4.4B), and the SET pulse width tp′ is depicted on a
logarithmic scale. As demonstrated in Fig. 4.5 the switching dynamic diagram possesses
a transition range in a manner similar to the VCE cells. An existing nonlinear ionic model
[128] is applied to analyze the experimentally recorded switching dynamic behavior from
BFO based resistive switches, and the nonlinear ionic equation is derived from the rigid
point-ion model, i.e. the ionic drift model [128]. In the ionic drift model, the mobile atomic
species could be ions, molecules or vacancies, and in the case of a BFO memristor, the
mobile species are oxygen vacancies, whose motions are responsible for the dramatic change
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of resistance in the device as discussed in section 3.1. According to the nonlinear ionic
model in BFO memristor, the average drift velocity vd of the mobile atomic species, i.e.
oxygen vacancies in BFO memristor, can be described by the formula for both small and
large electric field E′ [128]:
vd = f a · exp(−UAkBT ) · sinh(
qE ′a
2kBT
) (4.19)
≈
µdE
′ E ′≪ E0,
µdE0exp(E ′/E0) E ′ ∼ E0,
(4.20)
where µd is the mobility at small electric fields and E0 is the characteristic field for a particular
mobile atom in the crystal (typically 1MV/cm for T = 300 K):
µd =
q f a2exp(−UA/(kBT ))
kBT
, (4.21)
E0 = 2kBT/qa, (4.22)
while UA, f, kB, T, q and a are the activation energy, frequency of escape attempts, Boltzmann
constant, temperature, charge of electron and periodicity of the net potential of the constituent
ions, respectively. It is to notice that the formula is only valid if the net potential barrier
UA-qE′a/2 is not negative [128].
According to Eq. (4.20) under a small electric field E′, the drift velocity increases linearly
with electric field E′. With the assumption that during the SET process with SET pulse width
tp′ the acceleration of the oxygen vacancies in BFO thin film is constant, thus the average
velocity of the ions within the oxide thin film with thickness L amounts to vd = 2L/tp′. The
relationship between the SET pulse width tp′ and electric field E′ can be derived as
t ′p =
2L
µd
· 1
E ′
. (4.23)
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While under a large electric field E′, the drift velocity increases exponentially with the electric
field as depicted in Eq. (4.20), and the SET pulse width tp′ under large electric field E′ can
be described as
t ′p =
2L
µdE0
· exp(−E
′
E0
). (4.24)
Note that the local electric field E′ used in Eqs. (4.23) and (4.24) is not the same as the
average field Ew. The average field Ew is linearly determined from the applied voltage Vw′ as
follows Ew = Vw′ · L−1. Thus the local electric field E′ is much higher than Ew. For example,
in the dielectric material BFO the local field experienced by the ion can be as high as E′ = (1
+ χF)Ew, where χ and F are permittivity and Lorentz factor of BFO thin film, respectively
[128].
Based on the linear dependence between the applied bias amplitude Vw′ and the local electric
field E′, by using Eqs. (4.23) and (4.24) a linear relationship between tp′ ∼ 1/Vw′ under
small electric field and between tp′ ∼ exp(-Vw′) under large electric field is derived and
plotted in the left and right insets of Fig. 4.5, respectively. Measured and simulated data
are presented with symbols and lines, respectively. The experimental pulse width tp′ can be
linearly fitted with a specific expression of pulse amplitude Vw′ in the small or large electric
field range, respectively. It implicates the voltage current dilemma of BFO memristor can be
well explained with the ionic drift model, and is consistent with the physical mechanisms of
RS in BFO memristors (s.a. section 3.1): the excellent reproducible nonvolatile hysteretic
bipolar resistive switching is caused by the forming of a Schottky barrier with flexible barrier
height at the BFO-Pt bottom interface by the bias driven forward-backward migration of
mobile donors (oxygen vacancies) and fixed donors (Ti donors).
Therefore, the switching dynamics of BFO memristor can be classified into three ranges:
small electric field range, transition range and large electric field range. Note that the absolute
average slope of the fitting results in small electric field range is larger than that in large
electric field range. The switching dynamics during the SET process is related with the
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different forward drift velocities of oxygen vacancies in both electric field ranges. The drift
velocity is largest in the larger electric field range. The maximum drift velocity amounts
to around 12 m/s. For the BFO memristor that is used in this chapter, the transition range
between tp′ ∼ 1/Vw′ and tp′ ∼ exp(-Vw′) is for Vw′ = 8 to 14 V. For a thinner cell the
transition range might be shifted to a even smaller bias values, while for a thicker cell the
transition range might be shifted to larger bias values.
4.3 Conclusions
In this chapter, an extreme nonlinearity between the SET pulse width tp′ and writing bias Vw′
is observed in BFO-based resistive switches. The exponential ionic drift model is presented
to describe the nonlinear switching kinetics of BFO memristor. As a conclusion the model is
consistent with the experimental data.
Specially, the extremely nonlinear switching model for BFO memristor can be used to predict
the energy consumption during the SET process:
E =
∫ t
0
Ipulse(τ) ·Vpulse(τ) ·dτ (4.25)
According to Eq. (4.25), to further decrease the energy consumption of a single BFO
memristor per SET process , one can either reduce the applied pulse width tp′ or increase the
pulse amplitude Vw′ (due to the extreme nonlinear switching kinetics of BFO memristor),
where both values can be derived from the introduced model. For instance, in chapter 7, the
SET process with Vw′ = 23 V and tp′ = 50 ns is used to reveal the potential energy efficiency
of BFO-based artificial synapses.
Furthermore, the dynamic model for the ideal memristive system introduced has been
implemented for the emulation of normalized memristance and higher harmonic generation
measurements.
Chapter 5
Higher harmonic measurement
In the field of electronics, higher harmonic generation (HHG) refers to frequency doubling.
For example, the diode bridge circuit has been suggested as a passive frequency doubler and
it can transfer 4.5% of input power into the second harmonic [129].
Simulation on TiO2 memristor [125] demonstrates that 16.9% of source power can be
transferred into second harmonic under optimized conditions. Therefore, it is useful to study
the potential of using memristive system for passive higher harmonic generation. In this
chapter, the BFO memristor is proposed for higher harmonic measurement, and the higher
efficient HHG is explored and compared to the diode bridge circuit (6.67%).
This chapter is organized as follows: in section 5.1, both Keithley-Setup and LockIn
Amplifier-Setup for higher harmonic measurement are demonstrated, and in section 5.2, the
concepts for deriving power conversion efficiency (PCE) for both setups are described. In
section 5.3, higher harmonic measurements are performed on various devices, such as linear
resistor, nonlinear resistor (Si-diode), ideal memristor (model introduced in chapter 4), and
BFO memristor. Furthermore, the power ratio diagrams generated from BFO memristor
regarding the amplitudes of input voltage and the symmetry of IV characteristics are dis-
cussed in details here, which can be considered as a cornerstone for BFO memristor-based
cryptographic system developed in chapter 6.
The results presented in this chapter have been partially/previously published in Ref. [130].
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5.1 Introduction to higher harmonic measurement setup
The (i-v) curve is taken from a BFO memristor with 600 nm thickness and 2.17E5 µm2 top
contact area under a sinusoidal input voltage of different amplitudes as illustrated in Fig. 5.1.
The memristor is predefined in HRS by using input pulse with amplitude -7 V before each
IV measurement. Under the sinusoidal input voltage with amplitude V0 = 7 V, the measured
resistance values in HRS and LRS (Fig. 5.1) amount to 1188 MΩ and 13 MΩ, respectively.
The On/Off ratio amounts to 91.4 (RHRS/RLRS = 91.4). Under the sinusoidal input voltage
with amplitude V0 = 5 V, the BFO memristor is not completely switched either into LRS or
HRS (Fig. 5.1). For V0 = 5 V the On/Off ratio is reduced due to the incomplete switching.
With input voltage of amplitude only V0 = 3 V the BFO memristor remains in high resistance
state, and works as a high resistive device with resistance in the gigaohm range. This holds
true if the BFO memristor has not been switched into LRS before.
For the investigation of higher harmonics two different measurement setups have been
constructed: Keithley-setup (KL-Setup, Fig. 5.2A) and Lock-In Amplifier-setup (LA-Setup,
Fig. 5.2B). For the KL - Setup (Fig. 5.2A) a Keithley 2400 is used to source a sinusoidal
- like input voltage vin(t) over ten periods and to measure the current i(t). The Fourier
transformation is then applied to compute the current at different harmonics ik (k = 1, 2, 3, 4
in this thesis). For the LA-Setup (Fig. 5.2B), a Lock-In Amplifier SR 830 is used to source a
sinusoidal input voltage continuously and to measure the current ik at different harmonics (k
= 1, 2, 3, 4) directly. An additional load resistor RL is added in series with the devices under
investigation, and the PCE, which refers to the normalized power dissipation over the load
resistor RL, are derived for 1st (k = 1), 2ed (k = 2), 3rd (k = 3) and 4th (k = 4) harmonics.
Because of the pulse width restriction of the Keithley 2400 (pulse duration ≥ 100 ms), the
frequency of the sinusoidal input voltage from KL-Setup is limited. In this chapter, the “sine
wave” of KL-Setup consists of 29 measuring points. Given the pulse width 100 ms for each
point, the period of sinusoidal source voltage is equal to 2.8 s, and the frequency is 0.357 Hz.
During the Fourier analysis, the 29 points constructed sinusoidal input voltage from KL-Setup
is interpolated with N = 1000 points, thus can be considered as sine wave for computing the
harmonic current ik. On the contrary, the LA-setup is useful for analyzing the frequency
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Figure 5.1 Hysteretic current-voltage characteristics of a single layer BFO memristor in LRS
and HRS with a top electrode area of 2.17E5 µm2 under a sinusoidal source voltage vin =
V0sin(2π·f1·t) with amplitudes V0 = 7 V, 5 V, and 3 V. The inset shows hysteretic IV data
under different amplitudes in logarithmic scale.
dependence of the PCE for higher ground frequencies f1. In both measurement setups, the
load resistor RL works as a voltage divider and the PCEs are load resistor dependent.
5.2 Definition of power conversion efficiency (PCE)
As mentioned above, the PCE at kth harmonic is defined as the average power ratio over the
load resistor RL, where PCE = PL,k/PS. It reveals that PCE is related to the power dissipation
at different harmonics PL,k.
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Figure 5.2 Higher harmonic measurement circuit consisting of a memristor with memristance
M, a load resistor RL and (A) a 29 point sine wave source and separately computed current
ik at different harmonics (KL - Setup) or (B) a continuous sine wave source and directly
recorded current ik (LA-Setup).
5.2.1 PCE in KL-Setup
In the KL-Setup, the output current i(t) is recorded by the source meter. In order to derive the
average power density spectrum at harmonic number k, the average autocorrelation function
of current γ ii(τ) is calculated by using time dependent auto correlation function of current
γ ii(t):
γ ii(τ) =
1
T
∫ T
0
γii(t+ τ)dt, (5.1)
where T is the period of sinusoidal input signal. With the help of Fourier transformation, the
power density spectrum at kth harmonic Sii(fk) is analyzed as follows
Sii( fk) = FFT [γ ii,k(τ)]. (5.2)
Finally, the average power ratio, the power conversion efficiency PCE, of kth harmonic can
be described as follows
PCE :
PL,k
PS
=
PL,k(Sii( fk),V0,RL,NFFT )
PS
, (5.3)
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where V0 is the amplitude of sinusoidal-like input voltage, and NFFT is the number of
Fourier-analysis. For a discrete sinusoidal input signal, the average source power is defined
as
PS =
1
T
∫ T
0
i(t) · v(t)dt ∆= 1
N
N
∑
n=1
in · vn, (5.4)
here in and vn are the amplitude of current and voltage points, and N is the number of discrete
signal points.
5.2.2 PCE in LA-Setup
In the LA-Setup, sinusoidal input voltage with amplitude V0 and frequency f1 is source
continuously by the Lock-In Amplifier. In comparison to KL-Setup, instead of time dependent
output current or voltage the effective current at different harmonics, If1, If2, If3 and If4 can be
recorded during the measurement. It has been observed that the power of higher harmonics
(k > 4) are negligible. The average power dissipated over the load resistor RL at kth harmonic
can be described as
PL,k = I2fk ·RL. (5.5)
The total effective output current Ieff is calculated as follows
Ie f f =
√
I2f 1+ I
2
f 2+ I
2
f 3+ I
2
f 4, (5.6)
Under the assumption that the phase difference between the source voltage and resulting
current is 0 deg the average source power is estimated as
PS = Ie f f ·Ve f f , (5.7)
where Veff is given by the amplitude of sinusoidal input signal Veff = V0/
√
2. Therefore, the
PCEs in LA-Setup can be derived from Eq. (5.5) and Eq. (5.7): PL,k·PS-1.
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5.3 Higher harmonic generation (HHG)
In this section, the PCE diagrams of higher harmonic measurement from linear resistor, Si
diode, modelled ideal memristor, and extended memristor are discussed, respectively.
5.3.1 Linear resistor (experiment)
Figure 5.3 (A) Setup to measure HHG by a linear resistor. (B) PCEs from linear resistor
Rc = 500 kΩ at 1st - 4th harmonics (Black: f1, Green: f2, Violet: f3, Grey: f4) for an input
voltage vin = V0sin(2π· f1· t) with amplitude 3 V as a function of the load resistor RL. The
area of the top electrode is 2.17E5 µm2.
At first, the linear resistor is implemented in the higher harmonic measurement, and the
memristor M in Fig. 5.2 is replaced by the linear resistor Rc as shown in the inset of Fig.
5.3A. The IV characteristics and power conversion efficiency diagram from higher harmonic
measurement with a linear resistor Rc = 500 kΩ are shown in Fig. 5.3B. In PCE diagram, the
x axis represents the load resistor RL ranging from 100 Ω to 10 MΩ. The y axis represents
PCE values in percentage. For both axises the data are represented on logarithmic scale. In
the diagrams, the PCEs from KL-Setup are depicted in lines and PCEs from LA-Setup in dots.
It is to notice that from both setups the power ratio at 1st harmonic well agree. Therefore,
with the KL- and LA-setups one can determine the PCE data using HHG measurements.
During the HHG measurement, the linear resistor Rc is connected in series with the load
resistor RL. It is predicted that 50% of source power are dissipated over the load resistor if
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the load resistor equals the linear resistor. From the HHG measurements with linear resistor
it is shown that 48.535% of the source power is dissipated into ground frequency on the load
resistor and nearly no higher harmonics are generated. Furthermore, the maximum PCE
at second harmonics amounts to only 0.015%, and is negligible in comparison to the PCE
PL,k/PS (where k = 1, 2, 3, 4) obtained with a BFO memristor. In the linear resistor system,
the transition point (TRP) is defined as the load resistor which is equal to the linear resistor:
Log10(RT RPL ) = Log10(Rc). (5.8)
5.3.2 Nonlinear resistor/Si-diode (experiment)
Next HHG measurements have been performed with a silicon diode IN4148. For that the Si
diode is connected in series with the load resistor RL. Both IV characteristics from the Si
diode and power ratio diagram from the diode based HHG measurement setup are shown in
Fig. 5.4.
Figure 5.4 (A) Setup to measure HHG by a diode. (B) PCEs from sillicon diode IN4148
at 1st - 4th harmonics (Black: f1, Green: f2, Violet: f3, Grey: f4) for an input voltage vin =
V0sin(2π· f1· t) with amplitude 3 V as a function of the load resistor RL. The PCE data are
in percentage and plotted in logarithmic scale.
Due to the high nonlinearity of the Si diode (Fig. 5.4A), there exists no linear dependence
between power ratio curves and load resistor, which is not the case in the linear resistor
system. The power ratios at 1st, 2nd, 3rd and 4th harmonics are efficiently large in the whole
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load resistor range. The transition point of Si diode is defined as the average value of the M
logarithmic resistance data of Si diode:
Log10(RT RPL ) =
Log10(Rd1)+Log10(Rd2)+ . . .+Log10(RM))
M
. (5.9)
To obtain the TRP of the Si diode, as shown in Fig. 5.4A, 4 resistance values are extracted
from the Si diode IV curve: (0.25, 6.59), (0.5, 3.895), (0.75, 3.4) and (1.0, 6.4). Thus the
computed TRP amounts to 5.011 kΩ.
5.3.3 Ideal memristor (model)
In the following, the ideal memristor model that has been introduced in chapter 3 is used to
simulate the HHG of an ideal memristor. According to Kirchhoff’s voltage law and Eq. 4.10,
the current that flows through the circuit can be described as
i(t) =
V0sin(2π · f 1 · t)
M(d)+RL
, (5.10)
and by using Eq. (4.9), the current is calculated as follows
i(t) =
V0sin(2π · f 1 · t)/(Mo f f +RL)√
1− ( 2V0(Mo f f−Mon)q0·π· f 1(Mo f f+RL)2 · sin2(π · f 1 · t))
, (5.11)
where Mon and Moff are the maximum and minimum resistance of the simulated ideal
memristor, respectively. q0 is defined as the charge that is needed for completely switching
the ideal memristor from one state into another state. As shown in Fig. 5.5A the IV
characteristics of the ideal memristor reveal bipolar resistive switching. The Fourier analysis
is used to derive the power ratios at different harmonics. Here the transition point of the PCE
curve is defined as the average logarithmic value of the resistances at LRS and HRS:
Log10(RT RPL ) =
(Log10(RLRS)+Log10(RHRS))
2
. (5.12)
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Figure 5.5 (A) Setup to measure HHG by an ideal memristor. (B) PCEs from ideal TiO2
memristor at 1st - 4th harmonics (Black: f1, Green: f2, Violet: f3, Grey: f4) for an input
voltage vin = V0sin(2π· f1· t) with amplitude 7 V as a function of the load resistor RL.
Thus the TRP of the power ratio diagram from ideal memristor amounts to 1.3E12 Ω (Fig.
5.5B). Below TRP the PCEs at different harmonics have a linear relationship with load
resistor. With increasing load resistor the PCE at 2nd, 3rd, and 4th harmonics reduces again
above TRP because of the supressed nonlinearity in IV characteristics for very large load
resistor values. If the load resistor increases further (Fig. 5.5B), the ideal memristor works as
a constant resistor with high resistance value, and the PCE values at all harmonics saturate.
5.3.4 Extended memristor/BFO memristor (experiment)
Finally, the HHG of the extended memristor, BFO memristor, has been measured. As demon-
strated in Fig. 5.1, the nonlinear IV characteristics of a BFO memristor under sinusoidal input
voltage with amplitudes V0 = 7 V, 5 V and 3 V rise are different. Therefore, very distinct
features are expected in the corresponding PCE diagrams. In Fig. 5.6, the PCE diagrams are
represented as a function of load resistor RL ranging from 100 Ω to 1 GΩ. In the lower load
resistor range, the PCE values depend linearly on the logarithm value of load resistor, while
in the higher load resistor range the PCE values saturate. For example, at an amplitude V0
= 7 V with a larger load resistors RL the input voltage mainly drops over the load resistor,
and the BFO memristor is under voltage bias less than half of input source amplitude (≤
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3.5 V), thus the BFO memristor works as a gigaohm resistor (Fig. 5.1). The incomplete
resistive switching behavior leads to the supressed generation of higher harmonics in the
higher RL range. For an amplitude of V0 = 7 V, the maximum experimental 2nd harmonic
PCE value amounts to 6.670% for a 300 MΩ load resistor (Fig. 5.6A). This value is smaller
than the simulated maximum value of PCE at 2nd harmonic of a thin TiO2 memristor which
amounts to 16.9% [125]. However, both values are larger than the PCE at 2nd harmonic
of a diode bridge frequency doubler, which amounts to 4.5%. Therefore, it is possible to
efficiently generate higher harmonics using a BFO memristor. From Fig. 5.6, it can also be
concluded that the results obtained with KL-Setup and LA-Setup agree with each other, and
again proves the reliability of both measurement techniques. The offset of PCE diagrams at
4th harmonic in the high load resistor range is due to the limited resolution of the LA-Setup.
According to Eq. (5.12) the TRP values, which are related to the logarithmic resistance
values of LRS and HRS at a reading bias +2 V, amount to 8.001, 8.360 and 8.699. The high
and low resistance state values are extracted from Fig. 5.1 for BFO memristor with amplitude
7 V, 5 V and 3 V. The PCE values at 1st, 2nd, 3rd, and 4th harmonics at corresponding TRPs
under sinusoidal input voltage with amplitude 7 V, 5 V and 3 V are summarized in Tab. 5.1.
Table 5.1 PCEs at the transition point load resistor RLTRP under sinusoidal input voltage
with amplitude 7 V, 5 V and 3 V. The BFO memristor is preset in HRS before the PCE
measurement. Note that for the small input voltage of 3 V the resistance state of the BFO
memristor is not changed, i.e. the BFO memristor remains in HRS (Fig. 5.1).
V0(V) Log(RTRPL )(1) PL,1(%) PL,2(%) PL,3(%) PL,4(%) Σk=14PL,k(%)
7 8.100 17.990 6.330 0.725 0.001 25.046
5 8.360 20.130 4.320 0.470 0.002 24.922
3 8.699 21.110 2.810 0.330 0.002 24.252
The main part of the average power is dissipated over the load resistor only if the memristor is
in LRS. If the BFO memristor with asymmetric I-V characteristics from Fig. 5.1 is used, the
sum of PCEs at TRP amounts to ca. 25%. It is also shown in Tab. 5.1 that the PCEs of second
harmonic PL,2 and third harmonic PL,3 at TRPs increases and that the PCE PL,1 decreases
with increasing amplitude of input voltage, respectively. Therefore, it can be concluded that
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Figure 5.6 PCEs at 1st - 4th harmonics (Black: f1, Green: f2, Violet: f3, Grey: f4) for an
input voltage vin = V0sin(2π· f1· t) with an amplitude of (A) 7 V, (B) 5 V and (C) 3 V. The
PCEs have been measured using the LA-Setup (symbols) and KL-Setup (lines) as a function
of the load resistor RL. The power ratios are recorded from a BFO memristor (RLRS = 13
MΩ, RHRS = 1188 MΩ) The area of the top electrode is 0.217 mm2. The transition point
RTRPL increases with increasing voltage amplitude and is indicated by a small arrow.
follows that under higher amplitudes less power remains at ground frequency f1 as more
power is transferred into higher harmonics.
In Fig. 5.7 the power ratio curves are demonstrated again with respect to the harmonic
number k = 1, 2, 3, 4. The memristive device is fully switched with input voltage amplitude
7 V and can generate more harmonic power than the memristive device being only partially
switched with 5 V and 3 V input voltage. From the differences in the power ratios being
largest for an amplitude of 7 V it can be concluded that the voltage-driven resistance state
of the memristor strongly influences the power ratio of a given load resistor RL. For an
application in cryptography (chapter 6) it is suggested to use source amplitudes V0 between
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Figure 5.7 PCEs of a BFO memristor on a logarithmic scale for input voltage with amplitudes
7 V, 5 V, 3 V of the (A) ground frequency f1 (black), (B) 2nd harmonic f2 (green), (C) 3rd
harmonic f3 (violet), and (D) 4nd harmonic f4 (grey) measured using the LA-setup as a
function of the load resistor on a logarithmic scale.
1 V and 3 V, which are comparable to the reading bias in BFO memristors [57] and will be
sufficiently large to distinguish between the two sets of PCE at different harmonic numbers
generated by the BFO memristor in HRS and LRS.
The hysteretic I-V characteristics of memristors can be asymmetric [57], eight – like [131]
or peanut – like [56, 132]. In the following the modelled PCEs of memristors with three
different IV characteristics are analyzed. First, three different types of IV characteristics
are modelled. For that the first period of the measured asymmetric IV characteristics of a
BFO memristor (Fig. 5.8A) has been used, e.g. to construct eight-like hysteresis (Fig. 5.8C)
and peanut-like hysteresis (Fig. 5.8E) by data mirroring and by data mirroring and rotation,
respectively. The RHRS and RLRS for eight-like and peanut-like hysteresis are defined as
resistance values at +2 V from the I-V curve, and the logarithm values of both transition
point load resistors RTRPL are the same as the logarithm of the R
TRP
L of the asymmetric
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Table 5.2 Calculated PCEs at the transition point load resistor RLTRP in series with a memris-
tive device with asymmetric (experimental), eight-like (model) and peanut-like hysteretic
(model) I-V characteristics at sinusoidal input voltage of 7 V.
V0(V) Log(RLTRP)(1) PL,1(%) PL,2(%) PL,3(%) PL,4(%) Σk=14PL,k(%)
Asymmetric 8.100 17.990 6.330 0.725 0.001 25.046
Eight-like 8.100 43.700 0.360 2.350 0.030 46.440
Peanut-like 8.100 43.700 0.360 2.470 0.003 46.533
hysteresis (Fig. 5.8A), which amounts to 8.1. The PCE values at 2nd, 3rd and 4th harmonics
and ground frequency are listed in Tab. 5.2. In the memristive system with symmetric I-V
characteristics the whole cycle power is dissipated over the load resistor and the sum of
PCEs at the transition point load resistor amounts to around 50 %. As shown in Tab. 5.2 it is
clear that the PCEs at 2nd harmonic of eight-like and peanut-like hysteresis are around 1/18
(0.360/6.330) of the PCE at 2nd harmonic from an asymmetric memristive system. The PCEs
at 3rd harmonic of a symmetric hysteresis are more than three times larger than the PCEs at
3rd harmonic of the asymmetric hysteresis. From a mathematical point of view, it is because
that eight-like and peanut-like I-V characteristics suppress the even harmonics of the Fourier
series, thus more power is distributed into odd harmonics, and memristors with symmetric
I-V characteristics are useful for the generation of PCEs at 3rd harmonic.
5.4 Conclusions
In this chapter, with the help of KL- and LA-Setup, the PCE diagrams from linear resistor, Si
diode, ideal memristor (model) and BFO memristor based HHG system are recorded and
introduced. There are three main factors which can influence the feature of PCE diagram:
nonlinearity, TRP position, and On/Off ratio of resistive switches.
Firstly, in general, the nonlinearity defines if the system can generate the higher harmonics.
To compare the linear resistor system with the nonlinear Si diode, ideal memristor and BFO
memristor, no higher harmonic is generated at harmonic number k = 2, 3, 4 with linear
resistor system, and enhanced higher harmonics are generated with other three systems due
to the nonlinearity of their IV characteristics.
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Figure 5.8 PCEs (Black: f1, Green: f2, Violet: f3, Grey: f4) of a memristive device with (A,
B) asymmetric, (C, D) eight-like and (E, F) peanut-like hysteretic I-V characteristics. For
this measurement the KL-Setup has been used. The power ratios are measured as a function
of the load resistor RL with a sinusoidal input voltage at an amplitude of 7 V and a frequency
of 0.357 Hz. The top contact area of the BFO memristor is 0.217 mm2. Based on Ref. [130].
Secondly, the shape of PCE diagrams can be determined by the TRP position within a certain
load resistor range. The TRP refers to the load resistor value which describes the average
resistance value of the HHG system investigated. The power ratio curves recorded from Si
diode based HHG system have no linear dependence on the displayed load resistor range.
This is because the TRP of a Si diode based HHG system is in a considerable lower load
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resistor range than the other systems. The range of linear relationship area can not be reached
within the load resistor range.
Thirdly, the On/Off ratio of resistive switches defines the amplitude of PCE values at higher
harmonics. As a proof, in ideal memristor system, the On/Off ratio of simulated memristor
equals to 2, which is much smaller than the On/Off ratio of BFO memristor. The generated
maximum 2nd harmonic PCE value from BFO memristor amounts to 6.67%, which is much
higher than that is generated by ideal memristor (0.88%).
Finally, it is importantent to mention that the BFO memristor is more efficient for harmonic
generation purpose than the diode bridge approach (4.5%). As it will be seen in chapter 6,
the efficiently generated distinguishable power ratio curves at 2nd harmonic in both LRS and
HRS are proposed for hardware based data encryption system which is a way to overcome
the confidential data security problem in the modern transmission system.

Chapter 6
Data encryption with BFO-based
memristive system
Memristor based encryption system is a complete new concept to address the big data security
issue using passive crossbar arrays, e.g. in FPGA hardware. In memristor-based encryption
system, the authentication takes place with reference to the resistance state of the memristor
and is part of the hardware. Hence it should not susceptible to brute force attacks, malicious
codes and hacking, where software-based encryption can cause bottlenecks that hinder a high
security level. Furthermore, memristors can process data with high energy efficiency which
is desired in the low-power devices.
To exploit BFO-based resistive switches in cryptographic application, a ground condition
must be satisfied, namely that there are two clearly distinguishable sets of power conversion
efficiencies (PCE) generated by BFO memristor in both HRS and LRS, thus data ‘0’ or ‘1’
can be encoded by the corresponding PCE data when memristor is in low or high resistance
states. This requirement is fulfilled and described in details in section 6.1. In section 6.2 it
is demonstrated that the PCE data generated by BFO memristor in both LRS and HRS can
not be emulated by a simple CMOS approach, i.e. by a Si resistor and Si diode. At last, in
section 6.3, the application of BFO memristor based encoding systems is for encoding of
sensitive medical data is demonstrated, and the high security level of the hardware based
encryption system has been explored.
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The results presented in this chapter have been partially/previously published in Ref. [130].
6.1 Encryption system using BFO memristor
A BFO memristor with 600 nm thickness is applied to emulate the memristor based encryption
system in this chapter. The binary data encoding relies on the state dependent generation of
higher harmonics by a BFO memristor in series with a load resistor. In this section the second
harmonic generated by BFO memristor is considered as the database for the memristor based
encoding system.
6.1.1 Distinguishable sets of second harmonic generation (SHG)
Before implementing BFO memristors in cryptography and cryptanalysis, one has to prove
that indeed the BFO memristor in HRS and LRS can generate different sets of higher
harmonics. The BFO memristors are initially switched to LRS or HRS by applying a writing
bias of +7 V or -7 V, respectively. Under sinusoidal input voltage with amplitude V0 = 3
V, the PCE values have been recorded without changing the resistance state of the BFO
memristor. The two distinct sets of power ratio curves at harmonic number k = 1, 2, 3, 4 are
shown in Fig. 6.1. The TRP value of LRS and of HRS in the PCE diagram amounts to 5.7
and 7.2, respectively.
To set the BFO memristor in LRS, the recorded IV curve depicts rectifying diode like
behavior as shown in the left inset in Fig. 6.2 under sinusoidal input voltage V0 = 3 V, f1
= 0.357 Hz and RL = 0 Ω. In HRS, the device works as high-ohmic resistor (right inset in
Fig. 6.2). Next, the 2nd harmonic power ratio curves are compared as shown in Fig. 6.2.
Within the load resistor range from 100 Ω to 100 MΩ the PCE values in LRS are higher
than in HRS. The maximum 2nd harmonic PCE value in LRS amounts to 4.072 % at a load
resistor of 800 kΩ and in HRS to 0.353 % at a load resistor of 5 MΩ. Because two sets of
power ratio curves at 2nd harmonic are clearly distinguishable with each other, they can be
implemented for data encryption and obfuscation.
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Figure 6.1 PCEs of a BFO memristor in (A) LRS and (B) HRS under a sinusoidal input
voltage with amplitude 3 V and ground frequency 0.357 Hz (f1 Black: ground frequency, f2
Green: 2nd harmonic, f3 Violet: 3rd harmonic, f4 Grey: 4th harmonic). The power ratios are
measured with the KL-setup in dependence on the load resistor RL. The sample is switched
in LRS or HRS by applying a 100 ms long writing pulse of +7 V or -7 V, respectively. The
area size of the top electrode is 8.9E4 µm2. Based on Ref. [130].
6.1.2 Memristor based encoding and decoding system
The memristor-based encoding system is demonstrated in Fig. 6.3. It is suggested to encode
the input data in binary form (0, 1) by correspondingly switching the memristor into (LRS,
HRS). As shown in Fig. 6.3 a writing voltage Vw is used to change the resistance state of the
BFO memristors with respect to the input data, and a sinusoidal input voltage with amplitude
3 V is applied to the memristor in order to generate the higher harmonics. The multiplexer
ensures that either the memristor state is written or a sinusoidal input voltage with writing
bias Vw or the reading bias VR is applied to the memristor (Fig. 6.3). As an example here
the two distinguishable sets of 2nd harmonics of a memristor in LRS and HRS are used to
encrypt binary data ‘0’ and ‘1’, respectively. As shown before, the PCEs strongly depend
on the resistance state of the memristor and on the load resistor in series with the memristor.
In the demonstrated system the load resistor values RL are generated by a pseudo random
sequence generator (PRSG) for every input data bit because of its simple implementation
and high speed performance.
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Figure 6.2 PCEs at 2nd harmonic of a BFO memristor in LRS and HRS with sinusoidal input
voltage with amplitude 3 V and ground frequency 0.357 Hz. The power ratios have been
measured using KL-setup and depend on the load resistor RL. The sample is switched in
LRS and HRS by applying a 100 ms pulse of +7 V and -7 V, respectively. The top electrode
area of the sample amounts to 8.9E4 µm2. The insets show the IV curves from the BFO
memristor with a zero load resistor in the reading bias range where LRS and HRS remain
unchanged. Based on Ref. [130].
When a data bit has to be transmitted on the encoder side, the PRSG generates a value which
addresses the selection of a particular load resistor RL to be in series with a BFO memristor.
Prior to transmission, if the bit to be transmitted is a ‘0’ (‘1’), the memristor is set to the LRS
(HRS), in case its state is not yet the desired one. This state change is obtained by applying a
100 ms-long writing pulse of amplitude VW set to -7 (+7) V directly across the memristor.
Upon transmission the memristor M-load resistor RL series combination is excited via a sine
wave input voltage with frequency f1 = 0.357 Hz and amplitude VR = 3 V (note that such
an amplitude will not corrupt the state of BFO memristor). A multiplexer properly controls
the two phases of bit transmission and memristor state change. Due to the nonlinearity of
the memristor-based transmission circuit, the power measured across the load resistor has a
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Figure 6.3 Block diagram depicting a memristor-based encoding system for binary data
encryption and obfuscation. Based on Ref. [130].
number of frequency components. For each integer multiple of the fundamental frequency
(k denotes the harmonic number), the PCE is a measure of the average power of the load
resistor PkL normalized to the source power PS, i.e. PCE = P
k
L · P-1S . Fig. 6.4A shows for the
2nd harmonic the distinct curves of the PCE upon transmission of a ‘1’ (memristor in the
HRS) and of a ‘0’ (memristor in the LRS) versus the load resistor. In this case, for k = 2 a
proper PCE range may be identified. In the selection of a proper PCE range, there are the
few aspects to be considered. First, this interval of the power conversion efficiency needs to
be covered by the memristor in LRS and HRS. Second, the set of load resistors labeled LRS
range and HRS range, respectively is required to be distinct and disjoint. Third, the PCE
curves should be linear. PCE values should change as much as possible in the corresponding
load resistor range. Later this will allow for a similar and linear mapping between load
resistances and PCE values. The specified PCE range at 2nd harmonic is then mapped to a
scale between 0% and 100%, resulting in the mapped PCE range at 2nd harmonic. As shown
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Figure 6.4 PCEs at the 2nd harmonic versus load resistor RL. Using a BFO memristor in low
resistance state (LRS) or in high resistance state (HRS) in series with the load resistor RL
the PCE values have been generated. Note that there is the load resistor range LRS range
and HRS range to encode ‘0’ bit (LRS) and ‘1’ bit (HRS) data, respectively. For the BFO
memristor the LRS load resistor range (red arrow) and the HRS load resistor range (blue
arrow) are separated by the fixed point (FP) load resistor range (black arrow). Based on Ref.
[130].
in Fig. 6.4 the load resistor range is subdivided into three parts. For PCE values generated by
a memristor in LRS (‘0’) the load resistor values lie in the range from 0.100 kΩ to 4.570 kΩ
(red arrow in Fig. 6.4), and for PCE values generated by a memristor in HRS (‘1’) the load
resistor values lie in the range from 0.030 MΩ to 1.995 MΩ (blue arrow in Fig. 6.4). The
load resistor range between 4.57 kΩ and 0.030 MΩ is labeled load resistor range for fixed
points (black arrow in Fig. 6.4). The encoded bit data (‘0’, ‘1’) are the mapped PCE values.
The mapped PCE values contain the sensitive information in a cryptic form and can be stored
or sent through wire less channel.
The different load resistor ranges introduce an additional security level as will be explained
in the following. If the PRSG generates a load resistor value outside either of the two
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ranges, a negative mapped PCE value, which contains no information on binary input data,
is transferred. Therefore, the input data bit is encoded and transferred only if the pseudo
randomly generated load resistor lies in the corresponding resistance state. Otherwise, the
input data bit is withheld, and a negative value -1 is transmitted. This ensures that there is no
ambiguity to the receiver when data transmission is withheld for a given randomly chosen
load resistor RL. An equal amount, corresponding to about 40% of the overall set of load
resistor values, is used to encode the ‘0’ and ‘1’ bits through the 2nd harmonic mapped PCE,
respectively. Before transmission, the data are properly digitized and modulated.
On the decoder side, the received data are first demodulated, and then converted back to
analog form. As shown in Fig. 6.3, the receiver houses two BFO memristors, which are
permanently set to the LRS and HRS, respectively, and a PRSG, which shares the same
constraints as the one at the encoder side. The PRSG at the decoder side (see Fig. 6.3)
generates the same random sequence of load resistors RL. The analog form of the decoded
data is then sent to the first input of two comparators. The second input to the comparators
are the mapped PCE values extracted from the two channels applying the same encryption
operation as at encoder on the sine input-driven HRS and LRS memristor-based circuits.
If the output of the comparator coupled to the first (latter) channel is high, it is concluded that
a ‘1’ (‘0’) was originally transmitted, otherwise – here the outputs of both comparators are low
– an empty message was received. Different harmonic numbers k and reading biases VR both
at sender and receiver can be generated by additional PRSG on both encoding and decoding
sides. In addition, each bit data from the same input sequence can be encoded/decoded with
different, randomly chosen harmonic number k and different, randomly chosen reading bias
VR. That would be a possibility to further upgrade the security level of the encryption system.
6.1.3 Evaluation of the encryption system
In the following the robustness of the encryption system using BFO memristor is tested. To
that purpose the abstract of Ref. [130] has been transferred into ASCII format and a 6600
bit long sequence of binary data (0, 1) has been obtained as the input data. In the MATLAB
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simulation, the transmission channel is assumed to corrupt the signal by the addition of white
gaussian noise. The received signal r(m) can be expressed as
r(m) = z(m)+n(m),1≤ m≤ N (6.1)
where s(m) is input bit sequence with length N and n(m) denotes a sample function of the
additive white gaussian noise (AWGN) process. The intensity of the white noise can be tuned
by the signal-to-noise ratio (SNR), which is used to characterize the data transmission quality.
In general, a telephone channel (audio transmission) has a SNR of 30 dB; and during image
transmission, the SNR is typically between 45-70 dB [133]. In the simulation, the SNR for
AWGN channel has been chosen as 16 dB, and the bit error rate (BER) of the output data
amounts to 0.00010786 (mean value of 10 times test running). It is important to mention
that the amplitude modulation (AM) has been applied before data transmission, which is
the simpler modulation methode compare to binary phase shift keying technique (BPSK) or
quadrature phase shift keying technique (QPSK), and most likely to be influenced by the
additive white noise. Furthermore, there is no additional channel encoding methode used in
the simulation, which have debugging and correcting functionalities, and can further reduce
the BER at output.
Next, the randomness of the encrypted data before transmission is further tested. A sequence
of 1217 data points was extracted from the 6600 samples as input data to the encoding
system. The PCE mapper outputs associated to each of the 2020 input data points were
plotted versus the corresponding load resistor, randomly-chosen somewhere in either the
LRS or HRS RL range depending upon the bit to be transmitted (see Fig. 6.5A). The red and
blue markers refer to 2nd harmonic-based mapped PCEs referring to a ‘0’ and ‘1’ input bit,
respectively. The RL sequence has been generated using a PRSG. Because only load resistors
in the LRS (HRS) range (Fig. 6.4) can be used to encode ‘0’ (‘1’), the element number in the
RL sequence which is needed for encoding the 1217 input data (0, 1) amounts to 3000. The
input bits are also shown in Fig. 6.4 as black markers.
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Figure 6.5 (A) (left) 1217 input data (0, 1) versus randomly generated load resistor values
(The sequence of RL values has a length of 3000, and 1217/3000 ≈ 40%). The 1217-bit
input, assuming values in {0, 1}, are taken out of the ASCII-encoded abstract text with a
total sequence length of 6600. The 2nd harmonic PCE values are shown on the right y-axis
after mapping onto the interval [0% - 100%]. (B) Values a(j) of the autocorrelation function
of original and encoded data sequence over lag j. a(j) has been calculated using Eq. (6.2).
Both data sequences (N = 12170) have been repeated 10 times and are much longer than the
maximum lag used (Lag < 3000). The inset shows the ACF results in the lag range from 0 to
50.
The autocorrelation function a(j) of a given data sequence z(m) at jth lag is defined as
a( j) =
1
N ·a(0)Σ
N− j
m=1(z(m)− z¯)(z(m+ j)− z¯). (6.2)
where a(0) is the variance of the data sequence, z¯ is the mean value of z(m), N is the
computed data length and j = 1, 2, 3, . . . , N-1. Using Eq. 6.2 the autocorrelation function
a(j) can be computed to test the randomness of the data sequence. Fig. 6.4B shows the
autocorrelation function (ACF) of the first 3000 bit-long input and encoded binary sequences.
The computed ACF value of the input data amounts to 0.396. Whereas the maximum value
of the autocorrelation function of the encoded data for j > 0 amounts to 0.018, which clearly
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indicates the random distribution of the output sequence conversely the input binary sequence
is correlated.
6.2 Encryption system using a Si diode
Figure 6.6 Block diagram depicting a source encoding system using a constant resistor as a
cell presenting HRS and a Si diode as a cell presenting LRS.
In the following it has been discussed whether one can realize the proposed encryption
system by replacing the BFO memristor in LRS and in HRS by a Si diode and by a resistor,
respectively. For each value of the harmonic number k, it holds true that the security level
of the overall encryption system increases with increasing PCE range. The reason for this
is that the number of values which may be mapped into the [0%, 100%] range increases
with the mapped PCE range. The high nonlinearity which is inherent to BFO memristors in
both LRS and HRS, provides a large mapped PCE range at each harmonic. In this section,
the hardware implementations of an alternative encryption system, based on conventional
CMOS technology-based electronic components is discussed in order to investigate the
unique potential of memristors for hardware based encryption. As demonstrated in Fig. 6.6,
in the alternative hardware encryption system the memristor in HRS and LRS is replaced
by a Si diode and a resistor, respectively. The demultiplexer is ultillized to transfer the
sinusoidal input signal to the Si diode and to the resistor in dependence on the input data ‘0’
and ‘1’, respectively. At the end of encoding process the encoded data from two channels are
6.2 Encryption system using a Si diode 105
combined and sent to further encoding and modulation. Preliminary investigations reveal
that the alternative hardware encryption system does not exhibit a comparably-wide PCE
range at each harmonic.
Figure 6.7 PCEs from (A) a BFO memristor and a (B) constant resistor Rc (blue) as HRS
and Si Diode (red) as LRS. The power ratios are measured in KL-setup in dependence on the
load resistor.
Fig. 6.7 depicts for the first 4 harmonics the PCE values generated by a BFO memristor and
by a Si diode/Si resistor in series with a load resistor. The specified PCE range at harmonic
number k is then mapped to a scale between 0% and 100%, resulting in the mapped PCE
values at kth harmonic (k = 1 in Fig. 6.7). When selecting the Si diode and resistor it was
constrained by several aspects in order to allow comparison between both encryption systems.
The ratio between the resistances needs to be close to the memristor off/on ratio, and the
range of mapped PCE values of each harmonic needs to be attainable with load resistors the
same load resistor range as presented in Fig. 6.7A. Here a Si diode D1N4148 is chosen to
replace the LRS memristor and a 500 kΩ resistor to replace the HRS memristor. Since the
resistance of the diode, read through a 100ms-long pulse of 0.5 V amplitude equals 5 kΩ, the
ratio between the two resistors is about 100. Depending on the input bit to be transmitted, the
same sine wave input as in Fig. 6.7A was used to excite one of the two circuits, structured
as the ones used in the two channels retrieving the mapped PCE values at the decoder side.
Here, however, the HRS and LRS memristors are replaced by the diode and 500kΩ resistor,
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respectively. For each kth harmonic this is highlighted for the fundamental frequency in Fig.
6.7B. The PCE range achieved with the resistor-based encoding system is much smaller
than in the memristor-based encoding system. The reason for this may be related with
the higher degree of nonlinearity of the BFO based encoding system. These first studies
reveal the potential advantage of the proposed BFO memristor-based encryption system
over an alternative hardware configuration. Further studies shall focus on other hardware
encryption systems based upon CMOS implementations of highly-nonlinear resistors. A
clear benefit of the proposed solution over software-based systems lies in its insensitivity to
malicious code-based attacks. Moreover, memristors are energy-efficient and lightweight.
Therefore, they are particularly suited for the integration of a coding system into intelligent
neuro-implants as will be sketched in the following.
6.3 Encryption of medical data
In this section the novel BFO memristor based encoding system is tested for the encryp-
tion of medical data. The Cellular Nonlinear Network (CNN) paradigm [134] provides
a robust theoretical framework for the development of intelligent neuro-implants. Neural
data acquired from intracranial electrodes would be analyzed in real time on a CNN based
universal machine in direct contact with the implants. Detection of critical changes in the
electrocorticogram (ECOG) signals would trigger event-driven drug delivery or electrical
stimulation of specific brain areas in a possible future implementation. CNN-based neuron
signal prediction approaches to the identification of precursors of epileptic seizures led to
successful seizure prediction for many patients [135, 136]. Current investigations are focused
on the development of an implementation of those algorithms on specialized FPGA hardware
in order to realize our vision of an implantable seizure-warning device. There may be a need
to send part of these sensitive medical data to medical centers, portable computers, or mobile
phones. The application of BFO memristor-based encryption system in such devices can
efficiently protect the confidential information during the data transmission.
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6.3.1 CNN-based neural data prediction method
The seizure precursor detection algorithms all rely on a signal prediction approach based on
CNN, a massively parallel computation paradigm introduced by Chua back in 1988 [134].
The one-dimensional (1D) discrete-time CNN (DT-CNN) equation for the state xi of a cell
C(i) is given by
xi(tn+1) =−xi(tn)+ ∑
l∈N(i)
P
∑
p=1
ap,l(xl(tn))p, (6.3)
where N(i) is the so-called sphere of influence, defining the radius of the neighbourhood
containing cells C(l) influencing the dynamics of C(i). The coupling between each of the
neighbouring cells and C(i) is expressed in the form of a weighted polynomial function of
the state xl of maximum order P (ap,l denotes the coupling weight for the pth power of xl).
In signal prediction approach, time delays are introduced and the values of the time series are
mapped referring to the ith electrode recording onto the state of the ith cell of a 1D DT-CNN
following the predictor equation [137]
xˆi(n) =−xi(tn)+∑
l∈Λ
K
∑
k=1
P
∑
p=1
ap,l,k(xl(n− k))p. (6.4)
Afterwards, the electroencephalography (EEG) recordings of different electrode channels are
cut into short segments of length N and sequences of predictor coefficients ap,l,k as well as a
prediction error value e according to
e =
√
1
N
N
∑
n=1
(xˆi(n)− xi(n))2
xˆ2i
, (6.5)
are obtained for each segment. The resulting time series are then analyzed in order to detect
distinct changes prior to an epileptic seizure.
6.3.2 Security level test of original and encoded medical data
An available set of multivariate recordings were first collected during pre-surgical evaluations.
They cover 106 h of a standard lectrocorticogram (ECOG) sampled at 200 Hz, and recorded
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Figure 6.8 Original ECOG signal xi (blue), 1D DT-CNN-based predictions of original xˆi
(green), and encoded predicted data yˆi (red), respectively, over the time interval where a
seizure appears. The emergence of the epileptic event occurs around 3.5 s, as highlighted
through a vertical black line.
through 53 intracranial electrodes. A 50000 data point (about 4 min-long) section of the
neural signal sensed from one of these electrode contacts – 1 of the 10 seizures recorded
over the whole 106 h-long data emerges in this recording – is fed to the encryption system
of Fig. 6.3 as biodata input xi (see the blue curve in Fig. 6.8). Each decimal number xi(n)
representing a sample of this time series is converted to a set of 15 binary digits in preparation
for the cryptographic process. Based upon the above descriptions, at the output of the PCE
mapper, the encoded version of each decimal number at input is a sequence of 15 mapped
PCE values at the 2nd harmonic denoted as m j,i ∈ [0%,100%], j ∈ {0,1,2, . . . ,12,13,14}.
For each input data point xi(n) the 15 bits m j,i at the output of the PCE mapper are converted
to a new decimal number yi(n), representing the encrypted bio-data (See Fig. 6.3), evaluated
as yi(n) = ∑14j=0 2 jm j,i.
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Figure 6.9 (A) Prediction error (computed from Eq. (6.5)) over 50 segments (of 1000 points
each) of original and encoded data, xi and yi respectively. (B) Coefficients of the 1D DT-CNN
predictor for the original data. (C) Coefficients of the predictor for the encoded data.
For the investigations presented here, only one channel is used l = 1 in Eq. (6.4),which
corresponds to a self-prediction. Further, with reference to Eq. (6.4), the prediction order
is set to k = 3, while the polynomial degree is chosen as P = 1 (linear prediction). The
predictor coeffiencients (represented as ak since only the lag is changing here) are calculated
by estimating autocorrelations of the signal to be predicted [138]. The length of each segment
has 1000 points corresponding to 5 s, therefore the 50000 data point ECOG signal contains
50 segments in total. The time series of the 1D DT CNN-based prediction of the original and
encrypted ECOG data ( xˆi and yˆi , shown in green and red, respectively, in Fig. 6.8) reveal
on one hand the accuracy of the modelling approach and on the other hand the reliability of
the encryption system. The time interval shown in Fig. 6.3 only covers one 5s-long ECOG
data segment, which shows the onset of an epileptic seizure (marked through a vertical black
line).
110 Data encryption with BFO-based memristive system
Fig. 6.9A reproduces the 50000-point (about 4min-long) prediction error for original (blue)
and encoded (green) data, respectively. Here the first and latter are denoted as eorig and eenc,
respectively. Note that eenc is computed from Eq. (6.5) with xˆi replaced by yˆi. While eorig
exhibits a peak at the onset of the seizure (indicated by a vertical black line), no information
may be extracted from eenc. The coefficients of the DT-CNN predictor for original and
encoded data, here denoted as ak,orig and ak,enc (k ∈ {1,2,3}) are shown in plots Fig. 6.9B
and Fig. 6.9C, respectively (colours blue, green, and red respectively refer to k values equal to
1, 2, and 3). With reference to plot Fig. 6.9B, as the epileptic seizure emerges, all coefficients
undergo a clear change, while, over the seizurefree segments, their values keep relatively
constant. In plot Fig. 6.9C no steady behaviour is ever attained for any of the coefficients.
The seizure prediction performance was evaluated through analysis of ROC curves and
determination of their AUC values [139]. The seizure warning time was set to 30 min. The
prediction error was chosen as performance measure. Here the prediction error of the original
106 h-long data was fed into the encryption system of Fig. 6.3. The AUC values for the
prediction error of the original data and for the output of the encryption system were found
to be equal to 0.71 and 0.499, respectively. While the first figure demonstrates the predictive
power of the CNN-based model, the second figure is close to the value of 0.5, typical of a
random predictor.
After these investigations it can be concluded that the confidentiality of the medical data is
secured by the memristor based encryption system.
6.4 Conclusions
In summary, the BFO memristors can be considered as basic units in hardware based en-
cryption system for data transfer applications with high security, reliability and robustness.
The architecture and functioning principles of the proposed BFO memristor based crypto-
graphic circuit, which are introduced in this chapter, highlight the potential advantages over
software-based encryption systems or other possible hardware analogues.
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The proper operation of the memristor based encryption system is tested using neural data
from a patient undergoing four focal epileptic seizures over the time under analysis. While
the prediction error of the original data, which rises in anticipation of an imminent seizure,
and may be used as alarm trigger in intelligent neuro-implants, clearly revealed the onset
and occurrence of four seizures, no information could be extracted from the corresponding
measure for the encoded data. It is also important to evaluate the BFO memristor-based
cryptography system among the encryption systems existing on the market, and the approach
to encode the confidential bio data with BFO based encoding system is a first step towards
the development of a fully hardware based encryption system for encoding and decoding
sensitive biological data.
The failure emulation of BFO memristor based encryption system by using a Si diode and
resistor suggests that the functionality of the system can not be reproduced by a simple
CMOS approach. Furthermore, the security level of the system can be increased by randomly
choosing the input voltage VR, the analyzed harmonics, the fixed point range of load resistors
and memristors with different IV characteristics from an array of memristors. The temper-
ature dependence of the encryption system is not considered in this chapter. Nevertheless,
the power ratio values could be different if the encoder and decoder are working at different
temperatures. Another issue is the low frequency of hardware-based encoding and decoding.
To overcome this problem the look-up table can be introduced into the encryption system,
which alters the system into partially software-based encoding and decoding, the frequency
of encoding and decoding can be significantly enhanced.

Chapter 7
Spike-timing dependent plasticity
(STDP) in BFO-based artificial synapses
Spike timing dependent plasticity (STDP) [73] opens a new avenue for understanding
information coding and circuit plasticity that depends on the precise timing of neuronal spikes.
The study of STDP using different approaches is interesting to scientist for developing the
brain inspired computing networks. As introduced in chapter 1 various artificial synapses
have shown STDP behaviors, which consist of either learning curves in 1st/3rd quadrants
(STDP function) or in 2nd/4th quadrants (Anti-STDP function) [140] with respect to the spike
timing between pre and post neurons. However, the circuit- oriented approach is followed
with the problems such as high circuit complexity [75, 78] and high energy consumption
[74, 79]. Therefore, BFO memristors, which can suitably change their internal state (‘synaptic
weight’) corresponding to the input signals, are proposed in this chapter for the single pairing
STDP measurement, which is exploited as the second novel application in this work.
The STDP function with the learning window on the millisecond time scale could be faithfully
emulated by applying 60-80 pairings of pre- and postsynaptic spikes in BFO-based artificial
synapses [92, 141]. In this chapter instead of 60-80 pairing input signal, one single pairing
spike order has been developed, which can adjust the learning time constant of the STDP
function in the BFO-based artificial synapses from 25 ms to 125 µs. Until now no artificial
synapses possessing this kind of configurability of time window are known.
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This chapter is organized as follows: in section 7.1, the analog multilevel resistive switching
behavior of a BFO memristors is demonstrated, and it explains why the BFO memristor can
be used as BFO-based artificial synapse. The novel spike order and corresponding results of
single pairing STDP are introduced in section 7.2 and section 7.3, respectively. In section
7.4 and section 7.5 both BFTO and BFTO/BFO memristors are used to emulate anti-STDP
or STDP functions in all quadrants. In section 7.6, a novel strategy to use the BFTO/BFO
memristors for complementary learning is suggested.
The results presented in this chapter have been partially/previously published in Ref. [142].
7.1 Multilevel resistive switching in BFO memristor
By using the CMOS-based Integrate & Fire (I&F) neurons [143], the synaptic weight of
the memristor can be controlled by the time delay ∆t between a prespike from the 1st layer
I&F neuron and a postspike from the 2nd I&F neuron (Fig. 7.1A) [144]. Fig. 7.1A shows a
memristor between Integrate & Fire (I&F) neurons. The 2nd layer I&F neuron sums up the
signals from all incoming neurons and generates voltage spikes transmitted to other neurons
(not shown) through memristor-based artificial synapses. In this system the BFO memristor
can serve as an analog resistive switch with multiple distinguishable LRSs and with a single
detectable HRS.
For changing the synaptic weight the absolute value of the superimposed amplitude of the
presynaptic and postsynaptic spikes has to be larger than the reading bias amplitude of +2.0
V [145–147]. Heretofore for STDP with 60-80 pairings of pre- and postsynaptic spikes
an amplitude of 2.3 V and 2.0 V is used for a 500 nm thick BFO layer. In this work for
STDP with single pairing of pre- and postsynaptic spikes an amplitude Vp of 3.0 V is chosen
for a 600 nm thick BFO layer. For the potentiating (depressing) spike sequence, the long
term potentiation current ILTP (long term depression current ILTD) decreases (increases)
exponentially with decreasing pulse amplitude in positive (negative) voltage range: ILRS >
ILTP (IHRS < ILTD).
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Figure 7.1 (A) Schematic illustration of memristor-based synaptic electronics. The artificial
synapses are placed between Integrate & Fire neurons (I&F neuron). With a well-defined
time delay ∆t between the pre- and postspikes the internal state (‘weight’) of the memristor
is suitably changed. (B) An artist impression of a synapse. Chemical neurotransmitter in
the cleft passes from the pre-synaptic terminus to the post-synaptic terminus. (C) Hysteretic
current-voltage (IV) characteristics of a BFO memristor in LRS and HRS with a top electrode
area of 4.5E4 µm2 under source voltages with maximum sweeping pulse amplitude of 8.5 V
and a pulse width of 100 ms. The current in high resistance state IHRS and in low resistance
state ILRS is read out at +2.0 V, after having switched the memristor into HRS and LRS,
respectively. The long term potentiation current ILTP lies below and the long term depression
current ILTD lies above the reading current in LRS (ILRS) and HRS (IHRS), respectively.
The nonvolatile resistive switching of BFO was examined by a retention test (Fig. 7.2A).
Here a single writing pulse of Vw = + 8.0 V and - 8.0 V and a pulse width of tp = 100 ms was
used to switch the BFO memristor into LRS and HRS, respectively. The reading currents
have been read out with a reading bias of Vr = +2.0 V and are defined as IHRS and ILRS in
HRS and LRS, respectively. As shown in Fig. 7.2A the BFO memristor exhibits degradation
of the LRS within the testing time of 2 hours. No significant change has been observed for
HRS during a testing time of 5 hours. This non-ideal retention motivated us to investigate
memory consolidation in BFO with the shortened pulse sequence of single pairing STDP.
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Figure 7.2 (A) Retention test with a reading bias of Vr = +2.0 V after setting the BFO
memristor to LRS (red symbols) and to HRS (blue symbols). The reading current has been
recorded every 30 s. (B) Retention of multilevel resistive switching in a BFO memristor,
which has been initially set to HRS by a writing voltage of Vw = -8.0 V. The reading current
has been measured at a small reading bias of Vr = +2.0 V directly after switching BFO into
one of the multiple LRSs with a positive writing bias of Vw ranging from +2.0 V to +8.0 V
(top edge of the rectangles, tw = 2 s) and 30 minutes later (bottom edge of the rectangles, tw
= 30 min). Note that the reading current starts to increase for a writing voltage of ca. +3.0
V, i.e. the BFO memristor starts to switch into LRS. All states in Fig. 7.2B are read with a
pulsed reading bias amplitude of Vr = +2.0 V and a length of 100 ms. Because the reading
current changes from Ir = 1.1E-2 µA in HRS with R = 1.8E8 Ω to Ir = 2 µA in LRS with R
= 1E6 Ω, the power (P = R · I2) will change from 2.2E-8 W in HRS to 4.0E-6 W in LRS.
The resolution of a pulsed power meter amounts to 0.01 dB. So theoretically more than 2000
power levels would be achievable, and it is expected that at least 32/64 levels are possible in
a power efficient manner. Based on Ref. [142].
A BFO memristor with multilevel resistive switching can be considered as an analog resistive
switch and used as an artificial synapse. The retention of multilevel resistive switching is
illustrated in Fig. 7.2B. Positive writing pulses ranging from 2.0 V to 8.0 V are applied to
the BFO-based artificial synapse. As expected from the current-voltage characteristics (Fig.
7.1B), the reading current at 2.0 V increases with increasing amplitude of the writing bias.
After applying the positive writing pulses Vw (as switched, tw = 2 s), the reading current was
largest and slightly decreased (30 mins, tw = 30 min) with increasing waiting time tw (Fig.
7.2B). However, due to degradation (Fig. 7.2B) different LRSs will become indistinguishable.
E.g. the reading current for a writing bias of Vw = 5.5 V and a waiting time of tw = 2 s is
the same as the reading current for Vw = 6.0 V and tw = 30 min. It has been shown that the
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retention of BFO memristors can be significantly improved by an additional BFO surface
modification using low energy Ar+ ion irradiation before depositing the Au top electrode [57].
The Ar+ irradiation helps to homogenize the surface of BFO crystallite in the polycrystalline
BFO memristors. Optimized parameters for the Ar+ irradiation are discussed in Ref. [148].
7.2 Input spike sequence for STDP measurement
As mentioned at the beginning of this chapter, the input signal of the STDP measurement can
be classified into two types with respect to its application. The input signal which is driven in
a biological realistic way is called conventional 60-80 pairing spike sequence in this chapter.
In addition the novel single pairing input sequence is presented for the realization of fast
learning using memristive device for the application neuromorphic computing.
7.2.1 Conventional 60-80 pairing spike sequence
According to the biological measurement protocol [73] the input spike sequence for STDP
emulation requires 60-80 stimulus repetitions as demonstrated in Fig. 7.3A. Each prespike
(postspike) consists of one rectangular pulse with prespike (postspike) pulse amplitude Vpre
(Vpost) and one exponentially decaying pulse Vexp,pre (Vexp,post)
Vexp,pre = |Vpre| · exp( −tτpre ) (7.1)
(Vexp,post = |Vpost | · exp( −tτpost )), (7.2)
where the τpre (τpost) is defined as the exponential decay time for prespike (postspike),
respectively. The memristive devices are working in an additive manner and the pre- and
postsynaptic spikes, which are applied to the top and bottom electrode, are superimposed. The
synaptic weight of memristive device, namely memristive conductance, can be instantanously
changed only if the presynaptic spike is active at a postsynaptic spike. Thus the learning
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Figure 7.3 Signal scheme of (A) conventional 60-80 pairing and (B) single pairing spike
sequences for Memristor initialization, Single pairing STDP, and Memory consolidation in
BFO memristor with a pre-post spike order for long term potentiation.
threshold is required in order to determine the amplitudes of pre and post rectangular pulse
in the spike train.
For STDP with conventional 60-80 pairings of pre- and postsynaptic spikes the bias am-
plitudes of Vpre = 2.3 V for prespike and Vpre = 2.0 V for post spike are chosen [92, 141].
Especially, Mayr et al. illustrates how pre- and postsynaptic waveforms of a biology-derived
synaptic plasticity rule [149] can be adjusted to operate the BFO memristors. Such waveforms
are similar to the waveforms developed by Zamarreno-Ramos et al. [144].
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7.2.2 Novel single pairing spike sequence
In order to shorten the total pairing spike time, the bias amplitudes for pre- and post-spikes
are slightly increased up to Vp = 3.0 V and only a single pre- and postsynaptic spike is
applied to the BFO memristor. In comparison to what is discussed in [92], the single spike
pairing instead of multiple (60-80) spike pairing allows to shorten the total spike time and to
reduce the learning time constant of the STDP function from 25 ms to 125 µs. The detailed
signal schemes of Memristor initialization, single pairing STDP, and memory consolidation
for long term potentiation (LTP) and long term depression (LTD) are shown in Fig. 7.3B. In
order to facilitate reproducing this signal scheme, the parameters used in every step in the
pulse sequence are listed in Tab. 7.1. The step labeled Memristor initialization refers to the
application of a writing pulse to set the BFO memristor in HRS or LRS. In HRS the BFO
memristor has rectifying top and bottom electrodes whereas in the LRS the BFO memristor
has a rectifying top electrode and a non-rectifying bottom electrode. For the pulse order
leading to potentiation (Fig. 7.3B), a single negative pulse, i.e. the HRS writing pulse, is
applied to switch the memristive device into HRS. After the waiting time tw, a single pre- and
a single postspike is applied to the top electrode of the memristor. The pre- and postspikes
superimpose at the BFO memristor as potentiating spike, and the spike timing difference ∆t
determines the waveform of the potentiating spike (∆t ≥ tp > 0 for the potentiating inputs).
According to Fig. 7.3B, each pre- and postspike consists of one rectangular pulse with pulse
amplitude Vp = Vpre = Vpost and one exponentially decaying pulse Vexp, which is defined as
Vexp = |Vp| · exp(−tτ ), (7.3)
with the exponential decay time τ = τpre = τpost, in this work τ is chosen as 2.5· tp. For the
potentiating (depressing) spike order, the spike timing difference ∆t between the pre- and
postspike is positive (negative) and lies in the range: tp ≤ |∆t| ≤ 10·tp. In both pre- and
postspikes, the rectangular pulse is short compared to the decay time of the exponential
waveform, and the amplitude of the overlapped spike pulses depends on the spike time
difference ∆t between both waveforms.
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After the measurement waiting time tw the synaptic weight of BFO-based artificial synapses
has been checked by applying a reading bias of Vr = + 2.0 V with a pulse width of tr = 100
ms. The reading current is defined as the potentiation current ILTP and depression current
ILTD after sourcing potentiating spike and depressing spike, respectively.
Finally, the reading current IHRS (ILRS) of BFO in HRS (LRS) is measured at a reading bias
of Vr = +2.0 V after recording ILTP (ILTD). For biological reasons it is desirable to keep
STDP bounded. Therefore, the LTP and LTD current values have been normalized. After
a potentiating spike sequence, the synaptic weight scales with the normalized potentiation
current ∆ILTP
∆ILT P(%) =
ILT P− IHRS
ILT P
·100%, (7.4)
and after a depressing spike sequence the synaptic weight scales with the normalized depres-
sion current ∆ILTD
∆ILT D(%) =
ILT D− ILRS
ILRS
·100%. (7.5)
After normalization using Eq. (7.4) and Eq. (7.5) LTP lies in the range from 0% to +100%
and LTD lies in the range from 0% to -100%, respectively. As it has been shown in [92],
the specific STDP characteristics can be well controlled by the the waveform, where τpre is
responsible for the STDP pre-post time window, while τpost responsible for the post-pre time
window. The Vp of the pre- and postpulses is responsible for the gradually scaling of the
amplitude of STDP function.
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7.3 STDP emulation in BFO memristors
In the following single pairing STDP in BFO-based artificial synapses (section 7.3.1) is
demonstrated by using different pulse widths tp and measurement waiting times tw. The
potentiating and depressing input signals (section 7.3.2) have been generated with an Agilent
arbitrary pulse function generator 81150A. The reading current has been measured with a
Keithley 2400 source meter.
7.3.1 Learning window
According to the input signal scheme (Fig. 7.3), the BFO memristor is set in HRS and LRS
with a writing pulse amplitude of Vw = -8.0 V and Vw = +8.0 V, respectively. For the single
pairing STDP measurements with a BFO-based artificial synapse, the pre- and postspikes
of different pulse widths tp = 10 ms, 1 ms, 500 µs, and 50 µs, with a pulse amplitude of |±
Vp| = 3.0 V, and a waiting time tw 10 s have been chosen (Fig. 7.4). The exponential decay
time constant (τ = 2.5· tp) amounts to τ = 25 ms (Fig. 7.4A), 2.5 ms (Fig. 7.4B), 1.25 ms
(Fig. 7.4C), and 125 µs (Fig. 7.4D). After recording ILTP (ILTD) the reading current IHRS
(ILRS) of BFO in HRS (LRS) has been measured at a reading bias of Vr = +2.0 V and the
normalized potentiation current ∆ILTP (Eq. (7.4)) and the normalized depression current
∆ILTD (Eq. (7.5)) are calculated. The synaptic weight of the BFO memristor scales with
the normalized potentiation current ∆ILTP and the normalized depression current ∆ILTD. If
the prespike precedes the postspike (∆t>0), biological synapses [73] undergo long term
potentiation LTP, i.e. the connection between two neurons becomes stronger. On the other
hand, if the postspike precedes the prespike (∆t<0), biological synapses undergo long term
depression LTD, i.e. the connection between two neurons becomes weaker. The LTD current
ILTD and the LTP current ILTP have been measured in a BFO-based artificial synapse and can
show that the BFO memristor emulates the STDP function of biological synapses.
The normalized current ∆I decreases with increasing delay time |∆t|. The normalized
current curve for positive and negative ∆t is the LTP and LTD curve (Fig. 7.4), respectively.
As an example, in the following the LTP curve in Fig. 7.4 for ∆t = tp > 0 is discussed. Initially,
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Figure 7.4 Long term depression current ∆ILTD (negative range of y-axis) and long term
potentiation current ∆ILTP (positive range of y-axis) of a ca. 600 nm thick BFO memristor
with a contact area of 4.5E4 µm2 for single pairing STDP with pulse width (A) tp = 10 ms,
(B) tp = 1 ms, (C) tp = 500 µs and (D) tp = 50 µs, measurement waiting time tw = 10 s, pulse
amplitude Vp = 3.0 V, reading pulse amplitude Vr = +2.0 V and reading pulse width tr = 100
ms. ∆ILTD and ∆ILTP have been normalized using Eq. (7.4) and Eq. (7.5), respectively. The
memristor was preset in HRS and LRS (Memristor initialization in Tab. 7.1) with a writing
pulse amplitude of Vw = -8.0 V and Vw = +8.0 V, respectively. Based on Ref. [142].
the BFO-based artificial synapse is set into HRS. The maximum amplitude of the potentiating
spike amounts to 2Vp = +6.0 V. For this potentiating spike the BFO-based artificial synapse
is fully switched to LRS. The normalized potentiation current ∆ILTP at ∆t = tp amounts to ca.
100%. In the time delay range 0 < tp < ∆t ≤ 10·tp, the maximum amplitude of potentiating
spikes is reduced from 6.0 V to 3.2 V. Therefore, the exponential-like decay of the normalized
current dominates STDP with increasing ∆t and the synapse cannot be fully switched to LRS
by applying these potentiating spikes. For both positive and negative time delays |∆t| = 10·tp,
∆I decreases with decreasing pulse width tp. At tp = 500 µs and 50 µs, ∆ILTP amounts to
0% at |∆t| = 10·tp. It is also noticed that ∆ILTP decreases more strongly than ∆ILTD in the
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larger time delay range. That is because the threshold voltage for LRS is higher than the
threshold voltage for HRS. For example, in Ref. [92] a voltage of 2.3 V and of 2.0 V has
been used as the threshold voltage to switch a BFO-based artificial synapse to LRS and HRS,
respectively. The shaded regions in Fig. 7.4 show the ranges of the delay time ∆t where the
normalized current is larger than 50% for four different pulse widths tp. This range is also
called learning window and decreases from 25 ms to 125 µs with decreasing pulse width tp
from 10 ms to 50 µs.
7.3.2 Memory consolidation
Memory consolidation has been investigated in biological models to understand the long
term weight stabilization in dependence of an initially induced weight change [150, 151].
Therefore, it is interesting to investigate the memristance weight, i.e. memory consolidation,
in BFO-based artificial synapses in more details by performing single pairing STDP mea-
surements with different waiting times tw (2 s ≤ tw ≤ 5 h). For the memory consolidation
measurements, the ca. 600 nm thick BFO-based artificial synapses have been used and a
writing voltage of Vw = +6.0 V has been applied.
In Fig. 7.5A the corresponding STDP data are plotted for tw = 2 s, 60 s, and 300 s. The
single pre- and postsynaptic spikes have been chosen with the same absolute value of the
pulse amplitude Vp = 3.0 V, pulse width tp = 10 ms and exponential decay time τ = 25 ms.
As shown in Fig. 7.5A, the LTP and LTD curves shift towards low normalized current values
with increasing waiting time in both positive and negative spike timing ranges. Therefore, the
dependence of LTP and LTD on the writing pulse amplitude can be used to trace differences
in the LTP and LTD curves of single pairing STDP. For BFO-based artificial synapses with a
smaller writing voltage Vw, the optimized STDP curve with more significant exponential-like
function (as shown in Fig. 7.4) is reproducible by choosing a smaller pulse amplitude Vp,
e.g. Vp = 2.5 V.
Furthermore, memory consolidation measurements (Fig. 7.5B) reveal that for a waiting time
tw shorter than one hour there is a visible change of reading current (degradation) both in
positive and negative spike timing ranges after applying a single presynaptic and postsynaptic
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Figure 7.5 (A) STDP of a BFO-based artificial synapses with different waiting times tw = 2
s (circles), 1 min (quadrangles), and 5 min (triangles) for tp ≤ ∆t ≤ 10 tp. Pulse amplitude
Vp = 3.0 V, pulse width tp = 10 ms, and exponential decay time τ = 25 ms. (B) Memristance
weight consolidation for a fixed ∆t = tp = 10 ms and for a waiting time of tw = 2 s (circles),
60 s (quadrangles) and 300 s (triangles) from Fig. 7.5 (A) and tw = 0.5 h, 1 h, 2 h, 3 h, 4 h, 5
h (squares). The pulse amplitude Vp amounts to 3.0 V. The exponential decay amounts to τ
= 25 ms. The writing voltage for Memristor initialization amounts to |±Vw| = 6.0 V. Based
on Ref. [142].
pulse sequence, whereas for a waiting time tw longer than two hours the current is stabilized.
This is in agreement with the results from retention measurements (Fig. 7.2A).
The study of memory consolidation in BFO memristors shows that the fundamental shape
of the STDP curves can be preserved with the increasing measurement waiting time tw.
Such investigation about weight retention across time can provide a clear guide on how the
artificial memristive devices can be used for long-term storage.
7.3.3 Synaptic power consumption
Low energy efficiency, large chip size, and complex STDP synapse circuits are major
bottlenecks of today’s bio-inspired systems, e.g. neural networks where synapses typically
outnumber neurons by more than 500:1. In order to reliably observe STDP functionality, the
corresponding current changes should lie in the nA current range and above. In addition to the
stabilization of multilevel resistive switching, the current level can be increased in a controlled
manner by low-energy Ar+ ion irradiation [148]. This will allow for integrating BFO-based
artificial synapses with smaller contact area A (Tab. 7.2), e.g. in neural networks, without
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adding another device for amplifying current changes. The estimated energy consumption of
each synapse in a human brain amounts to only 1 - 10 fJ (Tab. 7.2). In order to approach
the high energy efficiency of biological synapses, a single pairing (not 60-80 pairing) STDP
pulse has been applied to BFO-based artificial synapse. For single pairing STDP most of the
energy is consumed during SET operation, e.g. Memristor initialization into LRS (Tab. 7.1,
Fig. 7.3). For example, in TiN/Ge2Sb2Te5/TiN/W artificial synapses the energy for the SET
operation is 50 pJ while the energy for the RESET operation is 0.675 pJ [86].
Table 7.2 Energy consumption E, setting potential amplitude Vw, average setting current Iavg,
pulse width tp and top electrode area size A of resistive switching during SET operation of
different memristor-based artificial synapses [48, 84, 86, 152–155].
Single Synapse E (pJ) Vw (V) Iavg (µA) tp (ns) A (µm2)
Human brain [154, 155]
(total number of synapses (1-10)E-3 - - - 0.12
N = 1015, Ptotal = 10 W)
TiN / Ti / AlOx / TiN / Ti [48] 1.5 +1.5 +100 10 0.72
Au / BFO / Pt / Ti (this chapter) 4.7 +23.0 +4.1 50 4.5E+4
TiN / HfOx / AlOx / Pt [153] 6.0 -2.5 -240 10 0.0079
TiN / Ge2Sb2Te5 / TiN / W [86] 50 -5.5 -900 10 0.018
CMOS-electrode / Ag + Si / 430 +3.2 +0.45 3.0E+5 0.031
CMOS-electrode [84]
Pd / WOx / W / SiO2 / Si [152] 520 +1.3 +0.40 1.0E+6 0.053
The energy consumed during SET operation is given by
E =V ′w · Iavg · t ′p, (7.6)
where Iavg = Ipeak/2. The writing voltage amplitude Vw′, the setting current Ipeak, and the
writing pulse width tp′ are the crucial parameters for evaluating the energy consumption.
Note that for the polycrystalline BFO memristors with different sizes of BFO crystallites,
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larger BFO crystallites below the top electrode are possibly not switchable. Therefore, the
effective area of the top electrode might be smaller than the nominal area of the top electrode.
As shown in Fig. 4.4 using BFO-based artificial synapses, the size of the top electrodes can
be downscaled [156], the pulse amplitude Vw′ can be increased and the pulse width tp′(Eq.
(7.6)) can also be reduced to further decrease the energy consumption per setting process
(Fig. 4.4).
In order to optimize the energy efficiency of BFO-based artificial synapses, a large writing
pulse amplitude of 23.0 V has been applied to compensate the short pulse width of 50 ns.
The corresponding energy consumption amounts to 4.7 pJ. The LRS reading current and
HRS reading current at 2.0 V amount to 980 nA and 64 nA, respectively. The theoretical
maximum normalized current ranges from 93.5% to 0% and from 0% to 93.5% in both
curves (Eq. (7.4), Eq. (7.5)).
In Tab. 7.2 [48, 84, 86, 152–154] different memristor-based artificial synapses are listed and
compared with respect to their energy consumption per (re)setting process. The TiN / Ti /
AlOx / TiN / Ti memristor [48] shows the smallest energy consumption of 1.5 pJ per SET
pulse. In comparison to the biological synapses, the energy consumption in BFO memristor
with E = 4.5 pJ is three orders of magnitude larger, but it is one of the lowest among all
the artificial synapses listed in Tab. 7.2. In terms of power density, under the assumption
that all crystallites below the top electrodes of BFO-based artificial synapses are switched,
the BFO-based artificial synapses reveal the lowest energy consumption per area, which are
comparable to biological synapses, and much better than other artificial synapses listed in
Tab. 7.2. However, it is possible that only approximately 1%-0.1% of the crystallites below
the top electrode of the polycrystalline BFO are switched in single pairing STDP, yields an
energy consumption which is still comparable with the listed artificial synapses. Furthermore,
the average setting current can be significantly reduced by downscaling the size of the top
electrode to 10 µm2 and the thickness of the BFO to 100 nm in BFO memristors [156].
With the help of nonvolatile hysteretic current-voltage curves from BFO-based artificial
synapses with electrode size 10 µm2, we would expect a 4 orders of magnitude smaller
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energy consumption in comparison to the energy consumption of E = 4.7 pJ which has been
observed on a BFO-based artificial synapse with electrode size 4.5E4 µm2.
7.4 STDP emulation in BFTO memristors
Ca. 500 nm thick Ti-doped BFO (BFTO for short) thin films have been used to emulate
STDP behavior. In comparison to a BFO memristor, the BFTO memristor exhibits hysteretic
switching loop in the negative bias range and can be switched to LRS with a negative pulse
of amplitude -10 V, and to HRS with a positive pulse of amplitude +10 V (Fig. 7.6A). The
reading current ILRS or IHRS is defined as the current at a small negative reading bias Vr = -2
V when the device is switched to LRS or HRS, respectively. To apply the BFTO memristor
in the single pairing STDP measurement, the anti-STDP behavior is observed with pulse
width tp = 10 ms and pulse amplitude Vp, a = Vp, aLTP = Vp, aLTD = 3 V as shown in Fig. 7.6B.
In the anti-STDP diagram the LTP and LTD branches are located in the 2nd and 4th quadrants,
respectively. The normalized LTP and LTD current can be derived using the reading current
at a small negative reading bias Vr = -2 V, which are defined as
∆IaLT P(%) =
IaLT P− IHRS
IaLT P
·100%, (7.7)
∆IaLT D(%) =
IaLT D− ILRS
ILRS
·100%, (7.8)
The anti-LTP curve is feasible when BFTO memristor is initialized into HRS, whereas
anti-LTD curve into LRS. The anti-STDP behavior has also been observed biologically in
mormyrid electrosensory lobe in 1999 [140]. Note that in anti-STDP function recorded from
BFTO memristor, if the prespike proceeds postspike (∆t > 0), the artificial synapse undergoes
long term depression LTD, and synaptic weight is thus weakened, while the opposite spike
timing (∆t < 0) leads to a strengthened synaptic weight.
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Figure 7.6 (A) IV characteristics and (B) single pairing STDP diagrams for BFTO memristor
with ca. 600 nm thick BFO thin film and a contact area size of 4.5E4 µm2. Initialization pulse
amplitude Vw = |8 V|. Pulse amplitude of pre- and postspikes for both LTP and anti-LTD
curves Vp, a = Vp, aLTP = Vp, aLTD = 3 V. Pulse width tp = 10 ms, exponential decay τ = 25
ms and measurement waiting time tw = 10 s.
7.5 STDP emulation in BFTO/BFO memristors
STDP emulation has furthermore been tested in BFO memristors with two flexible barriers
(BFTO/BFO memristor for short). The detailed signal schemes for the realization of STDP
function in BFTO/BFO memristor are illustrated in Fig. 7.7. According to the IV characteris-
tics of BFTO/BFO memristor recorded between the Au top electrode and Pt bottom electrode,
the hysteretic loops are realized in both positive and negative bias ranges in the BFTO/BFO
memristive cell (Fig. 7.8A). When a negative bias is applied to the bilayer structure, the
reading currents IPHRS and INLRS can be recorded at a small reading bias Vr = 2 V and Vr
= -2 V, respectively, while the reading current IPLRS and INHRS can be read out if a positive
bias is applied. The inset of Fig. 7.8A depicts a schematic sketch of the BFTO/BFO bilayer
structure. The BFTO and BFO thin films are deposited on a Pt/Sappire substrate by PLD.
Both state currents and their corresponding reading pulses are depicted in the signal schemes
Fig. 7.7. In the case spike timing ∆t > 0, i.e. prespike proceeds postspike, it has the Memory
initialization of BFTO/BFO memristor in HRS, thus the state currents IPHRS/INLRS or the
STDP currents ILTP/IaLTD can be read out at reading bias +2 V/-2 V after applying a negative
writing voltage or prepost spikes to the device, respectively. On the other hand, if spike
timing ∆t < 0, i.e. post spike proceeds prespike, the device is initialized into LRS, both state
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Figure 7.7 Signal scheme of single pairing spike sequence for Memristor initialization,
Single spike pairing STDP, and Memory consolidation. (a) A pre-post spike order is used for
long term potentiation (LTP) when Vr = 2 V and anti-long term depression (aLTD) when Vr
= -2 V. (b) A post-pre spike order is used for long term depression (LTD) when Vr = 2 V
and anti-long term potentiation (aLTP) when Vr = -2 V. ∆t is the spike timing between pre-
and postspikes. tp is the pulse width. tw is the measurement waiting time before applying
the reading pulse (Reading pulse amplitude +2 V is arranged for BFO memristor, -2 V for
BFTO memristor, and +2 V or -2 V for BFTO/BFO memristor).
currents IPLRS/INHRS or STDP currents ILTD/IaLTP are recordable. Therefore, with the help
of a bilayer BFTO/BFO memristor, both STDP and anti-STDP behaviors can be emulated
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as shown in Fig. 7.8B. To the best of our knowledge, the STDP implementation in all four
quadrants with one single cell has not been demonstrated so far with artificial synapses.
Figure 7.8 (A) IV characteristics and (B) single pairing STDP diagrams for BFTO/BFO
memristor with ca. 600 nm thick BFO thin film and a contact area size of 4.5E4 µm2. The
device can be initialized into state PLRS, NHRS (hollow symbols) by applying positive
writing bias Vw = 6 V, whereas into state PHRS, NLRS (solid symbols) by negative writing
bias Vw = -6 V. Pulse amplitude of pre- and postspikes for both STDP and anti-STDP curves
Vp = Vp, LTP = Vp, LTD = 3 V and Vp, a = Vp, aLTP = Vp, aLTD = 2.7 V. Pulse width tp = 10 ms,
exponential decay τ = 10 ms and measurement waiting time tw = 2 s.
During the single pairing STDP measurement the pulse width tp = 10 ms is kept constant.
The LTP and LTD curves are recorded by using the pulse amplitude Vp = Vp, LTP = Vp, LTD =
3.0 V and reading bias Vr = +2.0 V. In order to derive the anti-LTP and anti-LTD curves, the
pulse amplitude Vp, a = Vp, aLTP = Vp, aLTD = 2.7 V and reading bias Vr = -2.0 V are chosen.
In the single pairing STDP measurement, the potentiating spike sequence is determined when
the BFTO/BFO memristor is initialized into HRS and followed by the prepost spikes, and
it results in potentiation current (LTP or anti-LTP curves). The depressing spike sequence
is when the BFTO/BFO memristor is initialized in LRS and followed by the postpre spike,
which leads to depression current (LTD or anti-LTD curves). The synaptic weight scales with
the normalized potentiation current after the potentiating spike. For both LTP and anti-LTP
curves, by using the HRS current both in positive and negative bias ranges the normalized
potentiation currents ∆ILTP and ∆IaLTP are defined as
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∆ILT P(%) =
ILT P− IPHRS
ILT P
·100%, (7.9)
∆IaLT P(%) =
IaLT P− INHRS
IaLT P
·100%. (7.10)
After a depressing spike sequence the synaptic weight scales with the normalized depression
current. The normalized depressing current for both LTD and anti-LTD curves by using the
LRS current both in positive and negative bias ranges are defined as follows
∆ILT D(%) =
ILT D− IPLRS
IPLRS
·100%, (7.11)
∆IaLT D(%) =
IaLT D− INLRS
INLRS
·100%. (7.12)
Note that the synaptic weight changes in both LTD and anti-LTD curves are smaller than the
case in the LTP and anti-LTP curves. This is because the BFO memristor with two flexible
barriers is initialized in LRS for both LTD and anti-LTD curves with a writing bias of +7
V and -7 V, respectively. Considering the switching dynamics where the switching velocity
from LRS to HRS is slower than that from HRS to LRS, thus, during the STDP measurement
with the same bias amplitude and pulse width, the conductance change from LRS to HRS
(synaptic weight) is smaller than that from HRS to LRS. It is also important to mention
that the synaptic weight range in STDP or anti-STDP branches depends on its own On/Off
ratio range of memristive device in positive or negative bias ranges, respectively. Given a
larger On/Off ratio, the larger normalization current in both STDP or anti-STDP branches is
feasible.
7.6 Complementary learning
The complementary learning paradigm [157] has been originally elaborated in 1995 by
McClelland, in order to understand the functional organization in a biological nervous
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system. The computational mechanisms introduced in Ref. [157] has explained that the brain
requires two differentially specialized systems, i.e. hippocampal and cortical systems, to
integrate the learning and memorial information in the human brain. Thus it has treated the
phenomenon of consolidation as a reflection of the gradual incorporation of new knowledge
from hippocampal regions into representational systems in cortical regions of the brain.
Figure 7.9 Signal schemes and measured single pairing LTP and anti-LTD curves (A, B)
read out with a positive reading bias (blue line) followed by a negative reading bias (red line)
and (C, D) read out with a negative reading bias (red line) followed by a positive reading bias
(blue line). Due to memory consolidation, the obtained LTP and anti-LTP curves are similar,
and it does not matter when and which information is read out. Initialization pulse amplitude
Vw = |6 V|. Pulse amplitude of pre- and post spikes for LTP and anti-LTD curves Vp = 3 V
and Vp, a = 2.7 V. Pulse width tp = 10 ms, exponential decay τ = 10 ms and measurement
waiting time tw = 2 s.
Similar to the complementary learning in computational approach mentioned above, in
this section the complementary learning using BFTO/BFO memristors is considered as the
controlled integration of both LTP and anti-LTD branches (or LTD and anti-LTP branches)
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at the same spike timing range ∆t > 0 (or ∆t < 0) in order to obtain the full knowledge of
transferred information.
Fig. 7.9 shows LTP and anti-LTD curves with the positive reading bias followed by the
negative reading bias (Fig. 7.9A) and with the negative reading bias Vr = -2 V followed
by the positive reading bias Vr = 2 V (Fig. 7.9B). Due to memory consolidation, the spike
order in the reading bias sequence does not influence the resulting LTP and anti-LTD curves.
Thus complementary learning using BFTO/BFO memristor can be realized: with the help of
comprehensive association of the data from both branches, in the absence of LTP/anti-LTD
curve or the partial damage of one curve, it is possible to recollect the full knowledge of data
by combining the remaining information from both branches.
7.7 Conclusions
In this chapter single pairing spike sequence has been developed for the emulation of STDP
function in BFO, BFTO and BFTO/BFO memristors. Specifically the configurability of
STDP diagrams in a wide range of timescales, ranging from 25ms to 125µs, has been
investigated in BFO memristors. The increased programming voltage of pre- and postspikes
shortens the total pairing spike time and enables to move from the standard biology-like
60-80 spike pairing STDP experiment to a single pairing STDP experiment with the same
weight/memristance change. It is important to mention that the input spike waveforms from
a single pairing spike sequence have been designed to start at the pre- or post synaptic pulse.
This is not the case in most of the pulse sequences used for mimicking STDP function, where
the wave forms have to start well before the pre- or postpulses [144]. Apparently, the latter is
not suitable for the unsupervised learning application, because it needs the pre-knowledge of
a pulse occurrence. Next, it has also been shown that it is feasible to decrease the switching
pulse width and to reduce the power consumption to only 4.5 pJ during a single STDP writing
process from HRS to LRS on BFO memristor, which is required by an memristive artificial
synapse.
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Furthermore, the STDP learning functions have been demonstrated for a BFTO memristor in
the 2nd and 4th quadrants (anti-STDP learning), while for a BFTO/BFO memristor in all four
quadrants. To our best knowledge, it is not possible to realize both STDP and anti-STDP
learning by using any other single device except for BFTO/BFO memristor. The STDP and
anti-STDP functions from BFTO/BFO memristor have been proposed for the application in
complementary learning.
The single pairing STDP concept discussed in this chapter can be seen as a general compu-
tational principle, which shows the conductance response of an artificial synapse to a local
static [158] and dynamic [159] state variables. The study of BFO, BFTO, and BFTO/BFO
memristors suggests that the memristance change in such artificial synapses can be well
controlled by using single pairing STDP spike sequences. To integrate this results with
the reconfigurable logic applications introduced in chapter 2, it is expected that numerous
functionalities of human brain could be emulated in the future.

Chapter 8
Summary and outlook
8.1 Summary
BFO based resistive switches are very promising candidates for the future use in nonvolatile
passive nanocrossbar arrays. In combination with deep submicron CMOS technology, the
BFO memristor-based hybrid CMOS/nanocrossbar circuits are an opportunity to realize
further downscaling of electronic devices and to pave the way towards three-dimensional
array structures. A major aim of this work was the exploitation of novel applications of
BFO-based resistive switches, such as the novel BFO-based cryptography system and BFO
artificial synapse in neuromorphic networks, by studying the switching dynamics, performing
memristance and higher harmonic measurement on BFO memristors.
In the following the main achievements of the PhD thesis work are summarized:
A practical guide for performing validated memristance measurements has been developed
(chapter 3). It has been shown how to use normalized charge-flux curves for the prediction
of hysteretic current-voltage characteristics of memristors. Memristance measurements
have been performed on various devices, such as linear resistor, ideal memristors and BFO
memristors. In the case of BFO resistive switches, the normalized charge-flux curves
are superimposed for different measurement time per measurement point Ts and different
numbers of measurement points Ns. Such normalized charge-flux curves can be used for
the prediction of time-dependent current-voltage characteristics and for an input signal with
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arbitrarily chosen Ts and Ns. Furthermore, the switching dynamics has been investigated in
BFO-based resistive switches (chapter 4) and an extreme nonlinearity between the SET pulse
width tp′ and SET pulse amplitude Vw′ has been observed. Those ultra nonlinear kinetics
can be explored for the development of fast and energy-efficient resistive switching devices.
The exponential ionic drift model has been applied to analyze the (tp′, Vw′) nonlinearity, and
found to be consistent with the experimental switching dynamic data from BFO memristor.
With the help of the demonstrated model the energy consumption during the SET process of
BFO memristor can be explicitly predicted. In chapter 5 higher harmonic measurements have
been performed using both non-memristive and memristive devices. The power conversion
efficiencies are introduced and have been studied in detail on linear resistor, nonlinear
resistor, ideal memristor, and BFO memristor. Furthermore, the impact of nonlinearity,
transition point position as well as On/Off ratio of various devices were explored. Due to its
highly nonlinear IV characteristics and large On/Off ratios, the BFO memristor can generate
much higher rates of power conversion compared to the standard diode bridge. Thus the
potential of memristive devices for the passive higher harmonic generation can be explored
for the development of a new BFO memristor based encoding system for hardware-based
cryptographic applications of a high security level.
Since the memristive device can be applied for the purpose of higher harmonic genera-
tion, a new memristor-based encryption system has been constructed by using two clearly
distinguishable sets of power ratio curves in high and low resistance states from BFO mem-
ristors (chapter 6). The computed autocorrelation of encrypted data using higher harmonics
generated by using BFO memristor suggests the random distribution of the encoded data.
Furthermore, the BFO memristor based encoding system is tested for encryption of big sets
of sensitive medical data from a patient experiencing a number of focal epileptic seizures.
The original data revealed a correlation before the onset of each epileptic seizure, and this
correlation can not be extracted from the encoded data. This result further validates the
proper functioning of the proposed memristor-based cryptography system. To conclude,
the BFO memristor based encoding system is a novel way to overcome the threatening
and increasing data security problem in big data handling. Finally, single pairing STDP
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measurements have been developed and tested for a future implementation of BFO-based
artificial synapses in neuromorphic computing applications (chapter 7). A single pairing
of one presynaptic voltage spike and one postsynaptic voltage spike is applied during the
measurement. It allows to adjust the learning time constant of the STDP function from 25
ms to 125 µs, which is not the case of biologically realized STDP function with features that
the learning window can only be considered as a function of the material characteristics. In
comparison to brain-inspired 60-80 pairing STDP emulation, the successful emulation of
single pairing STDP raises the possibilities to apply BFO memristor in congnitive network
with faster learning speed and lower power consumption.
8.2 Outlook
Three novel measurement strategies and two novel applications of BFO memristors have
been presented in this work. Still remaining questions are related with the following:
• In the higher harmonic measurements, the applied ground frequency is 0.357 Hz,
which is considerable low compared to general applications. According to the work
in switching dynamics, the switching velocity can be extremely increased by slightly
increasing the amplitude of the applied bias amplitude to the BFO memristor. This
result paves the way for a further study of the frequency impact on higher harmonic
measurements.
• The temperature influence is not considered within this work. A previous research on
temperature dependent resistive switching in BFO memristor [58] has demonstrated
that the On/Off ratio of IV characteristics and the retention performance of BFO
memristor are improved at elevated temperature. Therefore, further temperature
dependent investigations will be performed for both BFO memristor-based encryption
systems and BFO-based artificial synapses.
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Bringing the BFO resistive switches from the status of an emerging device to the status of
a baseline device, must be the goal of the future research. The following investigations are
proposed as a next step of the work on BFO memristor:
• In the application hardware based cryptographic system, with the help of multilevel
resistive switching behavior of BFO memristor, the encryption system with binary
input data can be further upgraded to multi-input, for instance octal input data.
• In the application BFO based artificial synapse, the STDP function in all four quad-
rants can be realized by using a BFO memristor with two flexible barriers, namely
LTP, LTD, anti-LTP and anti-LTD curves. To combine the full learning curves with
logic application of memristive devices, the novel application “logic learning” can be
explored in BFO based memristor.
• Furthermore, the time dependent characteristics of memristive devices have been
intensively studied in the past decades, but the investigations in frequency domain is
still missing. In the future, another key point for nonvolatile resistive switching is to
analyze the impedance spectroscopy of BFO memristors.
A Sample preparation
Pulsed laser deposition (PLD)
PLD has been widely used to deposit high quality films of material, especially for oxide thin
film deposition. Fig. A.1 shows the schematics of a PLD system. Under a certain incident
angle, short and high power laser pulses are focused on a ceramic target, which possesses
the same composition as the desired thin film. The intense laser pulses are used to melt and
evaporate material from the surface of the ceramic target. As a result, a transient, highly
luminous plasma plume is generated near the surface of target, and expands rapidly along
the normal direction of the target surface. The substrate is placed opposite to the target. The
vaporized material is transported inside the plume region. The plume is collected on the
substrate upon which it condenses and the thin film grows. In general, the target-substrate
distance needs to be optimized, and the substrate should be placed near the top edge of the
plume.
In comparison to other thin film deposition techniques, e.g. CVD, MBE, ALD or magnetron
sputtering, the main advantages of PLD are listed as follows:
• Conceptually simple: a laser beam vaporizes a target surface, producing a thin film
with the same stoichiometry as the ceramic target.
• Versatile: thin film deposition by PLD is not limited to specific material, many materials
can be deposited, including insulators, semiconductors, metals, and polymers. Both
ceramic, metallic and single crystal targets are applicable.
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Figure A.1 Schematic of a PLD system. Adapted form Ref. [160]
• Scalable: the compound thin films with complex compositions can be simply deposited
using PLD, it is possible for complex oxides to move toward volume production. In
addition, multilayer structures with controlled thickness can be easily realized if the
PLD is built up by a multi-target system.
• Controllable: the laser energy and repetition rate can be well controlled, and the
deposition rate of thin films can be precisely tuned, which is essential for the thin film
properties in many cases.
• Cost-effective: one laser can serve in many PLD chambers.
• Fast: high quality samples can be grown reliably in mins or hours.
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BiFeO3 ceramic target preparation
For the PLD deposition process of BFO thin films, a ceramic BFO target is prepared by a
conventional solid-state reaction method. Firstly, the Bi2O3 and Fe2O3 powder was mixed
with a ratio of 1:1. To compensate the evaporation of Bi element during the target sintering,
excess Bi2O3 powder has been used. Secondly, the mixed powder has been ball-milled for 6
hours, and then compressed into a pellet with a diameter of 30 mm. Finally, after sintering at
840 ◦C for 6 hours the pure BFO ceramic with rhombohedral structure is obtained.
BiFeO3 thin film deposition by PLD
The BFO thin film is deposited with a PLD system equipped by a KrF excimer laser, which
outputs 30 ns long laser pulses with a wavelength of 248 nm. Before deposition, the PLD
chamber is evacuated to a background pressure of around 5E-6 mbar. The substrate is
mounted onto a sample holder, and is heated up to 650 ◦C with a ramping rate of 20 ◦C/min.
In this thesis, all the substrates have a Pt or Pt/Ti layer that served as the bottom electrode for
the BFO thin films.
The laser should be calibrated on the desired energy for each deposition. After calibration
the laser energy on the surface of the target is around 120 mJ, and produces a laser energy
density of 2J/cm2 with a laser spot size of 0.06 cm2. The deposition rate and thickness of
thin films are controlled by the repetition rate and number of the laser pulses, respectively.
The oxygen partial pressure, the substrate temperature, and the repetition rate are specified in
Tab. B.1.
To compensate the oxygen vacancies generated during the thin film deposition, oxygen is
introduced into the PLD chamber. After the deposition of thin film the annealing process
is set with temperature 390 ◦C and time 120 min in the PLD controlling program. Directly
after deposition, the substrate is cooled down from 650 ◦C to 390 ◦C with a cooling rate of 5
◦C/min (52 min in total), and at the same time the oxygen is introduced via 100 sccm mass
flow controllers. Therefore, the oxygen pressure has been increasing over this period until a
nominal pressure of 200 mbar is reached (around 30 min in total). It is to note that the real
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time for annealing process at 390 ◦C and 200 mbar is 68 min (120 min total annealing time -
52 min cooling time).
Top electrode preparation
For electrical characterization, a top electrode should be prepared in order to construct a
MIM capacitor like structure. If not explicitly specified, Au is chosen as the top electrode
material, which is deposited by RF magneto-sputtering through a metal shadow mask. The
sputtering is carried out with a power of 100 W in an Ar ambient (2.6 Pa). The sputtering
time is 180 seconds. During this time typically Au layers with a thickness of 30 nm are
deposited. The shadow mask has holes with five different diameters, thus top electrodes with
different areas can be obtained on the same sample piece.
B Sample overview
The fabrication conditions of all the samples involved in this thesis are summarized in Tab.
B.1.
Table B.1 Fabrication conditions of BFO thin films in this thesis.
∗ The target-substrate distance is 60 mm.
∗∗ The laser spot size is 6 mm2.
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1. BiFeO3 (BFO) memristors have outstanding physical properties. Besides their favor-
able electrical properties such as fast switching speed, stable endurance, and long
retention time at high temperature, BFO memristors are compatible with CMOS
technology for the integration of hybrid CMOS/nanocrossbar circuits and have been
considered as one of the promising candidates for solving the ultimate downscaling
problem in state-of- the- art CMOS based integrated circuits.
2. The current-voltage characteristics of BFO memristors reveal reproducible nonvolatile
hysteretic bipolar resistive switching, which is caused by forming a Schottky barrier
with a flexible barrier height at the BFO-Pt bottom interface by the bias driven forward-
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backward migration of mobile donors (oxygen vacancies), which are released-trapped
by fixed donors (Ti donors) at the BFO-Pt bottom interface. The gradual change of
the resistance of BFO memristors between LRS and HRS indicates that multilevel
resistive switching can be realized in BFO memristors.
3. The study of memristance, namely charge-flux diagrams in BFO memristors reveals
that the memristance of BFO memristors not only depends on the shape, amplitude,
but also depends on the sweeping direction of input signals. During counter-clockwise
sweeping of the input signal the memristance of BFO memristor around the origin
point is larger than the memristance during clockwise sweeping of the input signal.
Therefore, during counter-clockwise sweeping the current flowing through the BFO
memristor and the accumulated charge are smaller than during clockwise sweeping.
4. The normalized charge-flux curves of BFO memristors are superimposed for different
measurement time per measuring point Ts and different numbers of measurement
points Ns. Normalized charge-flux curves can be used for the prediction of time-
dependent current-voltage characteristics for input signals with an arbitrarily chosen
measurement time per measuring point Ts and with arbitrarily chosen numbers of
measurement points Ns.
5. A huge nonlinearity can be observed between the SET pulse width tp′ and SET pulse
amplitude Vw′ when a BFO memristor is switched from HRS into LRS. An exponential
increase of writing speed has been realized by increasing the writing voltage amplitudes
linearly.
6. The exponential ionic drift model can be applied to describe the nonlinear switching
dynamics of BFO memristors. This drift model considers the migration of ions (oxygen
vacancies) under both small and large electric fields. During the setting process of
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BFO memristor, the SET pulse width tp′ has a linear relationship with 1/Vw′ and with
exp(-Vw′) under a small and large electric field, respectively.
7. Due to its highly nonlinear current-voltage characteristics and large On/Off ratio, a
BFO memristor can generate higher harmonics more efficiently in comparison to a
standard diode. For example, a BFO memristor in series with a load resistor can
transfer up to 6.67% of the input power into the 2nd harmonic, while a diode bridge
only transfers 4.50 % of the input power into the 2nd harmonic.
8. If a BFO memristor is in low resistance state, it works as a diode under testing voltage
with a small amplitude, while it works as a high-ohmic resistor in high resistance state.
Thus BFO memristors in low and high resistance states can generate two distinguish-
able sets of power conversion efficiencies.
9. The proposed BFO memristor-based encryption system is a novel concept exploiting
the distinguishable sets of power conversion efficiencies of a BFO memristor in low
and high resistance states to encode binary input data ‘0’ and ‘1’.
10. At the sender of BFO memristor-based encryption system, one BFO memristor is
switched between low resistance state and high resistance state according to the input
data ‘0’ and ‘1’, respectively. At the receiver two BFO memristors, which are set
into low resistance state or high resistance state, are used to generate the two sets of
power conversion efficiencies for comparison with the power conversion efficiencies of
encoded data. The data are encoded and decoded with the same randomly chosen load
resistors in series with the BFO memristors at the sender and the receiver, respectively.
11. The computed autocorrelation function of binary input data before and after BFO
memristor-based encoding has been reduced from 0.396 to 0.018, which suggests that
the encoded data are ramdomly distributed, and a high security level of the hardware
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based encryption system is achievable.
12. The encoding test of the BFO memristor-based encryption system on big sets of sen-
sitive medical data from a patient experiencing a number of focal epileptic seizures
shows that the original data reveal a correlation before the onset of each epileptic
seizure, while this correlation can not be extracted from the encoded data. This result
further validates the usability and the proper functioning of the proposed memristor-
based encryption system.
13. Due to the different power conversion efficiency regions generated by a Si diode (low
resistance state) and a resistor (high resistance state), it is not possible to use a Si diode
and a resistor to encode binary input data (‘0’ with Si diode and ‘1’ with resistor) using
the power conversion efficiencies from a common region. Therefore, it is not possible
to emulate the functionality of the proposed BFO memristor-based encryption system
with such a simple CMOS approach.
14. A single pairing spike sequence, which consists of one presynaptic spike and one
postsynaptic spike has been successfully applied for the emulation of spike-timing
dependent plasticity (STDP) in BFO memristors. The amplitude of the single pairing
spike sequence is slightly increased in comparison to a conventional 60-80 pairing
spike sequence.The memristance change of BFO memristor directly follows the applied
spike sequences.
15. One advantage of the input spike waveforms from a single pairing spike sequence is
the causality of the pre- and postsynaptic waveform, i.e. they start only at the pre- or
postsynaptic pulse. This is in contrast to most of the pulse sequences currently applied
for memristive learning, where the waveforms have to start well in advance of the
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actual pulse, which requires pre-knowledge of a pulse occurrence.
16. STDP learning curves have been shown for a BFO memristor with one Schottky barrier
with flexible barrier heightat the bottom electrode in the 1st/3rd quadrant, for a BFTO
memristor with oneSchottky barrier with flexible barrier height at the top electrode in
the 2nd/4th quadrant, and for a BFTO/BFO memristor with two Schottky barriers with
flexible barrier height at the bottom electrode and at the top electrode both STDP and
anti-STDP learning curves can be realized in all four quadrants, which is not feasible
using any other single device except for BFTO/BFO memristor.
17. Using single pairing STDP function it is possible to adjust the learning time constant
of the STDP function in the BFO-based artificial synapses from 25 ms to 125 µs. That
is not the case in biological synapses where the learning window amounts to at least
few milliseconds.
18. Both long term potentiation and depression branches in the STDP diagram recorded
after a measurement waiting time of 2 s, 1 minute, and 5 minutes are shifted towards
zero due to the current degradation after switching the BFO memristor into LRS and
HRS, respectively. However, the fundamental shape of the STDP curves has been
shown to be preserved in those memory consolidation experiments.
19. The synaptic power consumption of BFO based artificial synapse per SET process can
be controlled within 4.5 pJ by applying a pulse amplitude of 23 V and a pulse width of
50 ns.
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